

618 ICD

Audio Spectrum Analyzer PIC18FXXX Hands On Workshop

MPLAB® IDE V6.0

MPLAB ICD 2

MPLAB C18



PIC18FXXX Hands On Workshop Agenda

- PIC18FXXXX architecture, peripherals and special features
- PICmicro® product overview including future products
- PIC18FXXXX development tool overview
- Audio Spectrum Analyzer Demo Board design
- Lab 1 Install MPLAB 6.0, MPLAB ICD 2, MPLAB C18, Demo Board, Create Project, Compile and Run, Display Message
- Lab 2 Develop a traffic light
- Lab 3 A/D Sampling ISR, Fill A/D sample buffer
- Lab 4 Apply DFT to A/D sample buffer, scale and display DFT results.
- Lab 5 Extra credit- Add Automatic Gain Control




PIC18FXXX Workshop Appendix A-D

- The following Appendix topics are available for your reference, but will not be presented today:
 - Appendix A: Optimizing C source code for compiler efficiency
 - Appendix B: PIC18FXXXX Instruction Set, PIC16/17 migration
 - Appendix C: PIC18FXXXX Flash Programming Tips
 - Appendix D: PIC18FXXXX Peripheral Calculation Spreadsheet



Microchip Technology Inc.



Company Overview



Corporate Overview

- Leading semiconductor manufacturer:
 - of high-performance, field-programmable
 8-bit & 16-bit RISC Microcontrollers
 - of Analog & Interface products
 - of related Memory products
 - for high-volume embedded control applications
- \$572 million in product sales in FY02
- More than 3,000 employees
- Headquartered near
 Phoenix in Chandler, AZ

"The Silicon Desert"







History of the PICmicro[®] Microcontroller

1989	Pioneered field-programmable MCU: PIC16C5X family
1990	Shipped 1 millionth OTP PICmicro® device
1991	Introduced MPLAB® IDE the world's first Windows 3.0
	based development system
1992	Offered ROM program memory to PICmicro customer base
1994	Introduced Enhanced FLASH PICmicro MCUs
1996	Introduced the world's first 8-pin microcontrollers
	Ranked #5 in 8-bit MCU market share
1997	Achieved #2 ranking in 8-bit MCU market share
1999	Introduced PIC18CXXX enhanced core architecture
	Shipped 1 billionth PICmicro MCU
2000	Announced comprehensive FLASH PICmicro product
	roadmap
2001	Shipped 200,000th development system
2002	Shipped 2 billionth PICmicro MCU




Annual Net Sales Growth








Existing PlCmicro® MCU Core and Peripheral Blocks





Microcontroller Market Pyramid





ROMs

6

PICmicro® Strategic Directions

New Process Development

2.0 to 5.5 volts - 0.4 micron 1.8 to 3.6 volts - 0.18 micron H.V. Foundry

CSICs & Verticals

HCS101/201 HCS365/370 HCS412 7 CSIC & Verticals

Connectivity

Up-Integration

Connectivity RF and Wired

PIC18F458/258 (CAN) PIC16C745/765 (USB) PIC16C432/433 (LIN) rfPIC12C509AF/G

8-Pin PIC MCUs High Integration PIC12F629 PIC12F675 Filt Froductions



Tools Pri. 1 - 8

PIC18C01 Emulator

Development Tools: Whole Product

High Density Memory ROMless.

FLASH

PIC18C801 PIC18F8720

Advanced Analog 3

Large Memory

Compute Intensive

Adv. Mixed Signal, HV or HI

PIC16C773/774 (12 bit) PIC16C712/716 PIC16C717/770/771 (12 bit) PIC16C432/433 (LIN) PIC16C925/926 (LCD) PIC16C781/782

> **Compute Intensive**

PIC18F452/442/252/242 dsPICä30F

© 2002 Microchip Technology Incorporated. All Rights Reserved.

5



PICmicro® MCU Product Migration Path Today

159 Products

- Enhanced FLASH, OTP (EPROM), **EEPROM** and **ROM** program memory
- **Superior Analog functionality**

Industry's strongest product and

family migration path

14-Pin **Family**

1KWord

Family 4KWord - 16KWord 28-Pin **Family** 2KWord - 16KWord Seamless Migration .5KWord - 16KWord

40/44-Pin

.5KWord - 4KWord

18/20-Pin **Family**

.5KWord - 2KWord

8-Pin **Family** 64/68-Pin

Family

80/84-Pin

Family

8KWord - 16KWord




PICmicro® 8-Pin Families



PIC12C508A PIC12C509A PIC12CE518 PIC12CE519 PIC12C672 PIC12C671 PIC12CE673 PIC12CE674 PIC12F629 PIC12F675




PICmicro® 18-Pin Families



PIC16CR620A	PIC16C710	PIC16F627
PIC16C620A	PIC16C711	PIC16F628
PIC16C621A	PIC16C712	PIC16F84A
PIC16C622A	PIC16C715	PIC16F818
PIC16CE623	PIC16C716	PIC16F819
PIC16CE624	PIC16F87	
PIC16CE625	PIC16F88	




PICmicro® 20-Pin Families



PIC16C717 PIC16C770 PIC16C771 PIC16C781 PIC16C782 PIC18F1320 PIC18F1220



PlCmicro® 28-Pin Families



PIC16CR63 PIC16CR72 **PIC16F73** PIC18F242 **PIC18F248** PIC16C62B PIC16C72A **PIC16F76** PIC18F252 **PIC18F258** PIC16C63A PIC16C73B PIC16F870 PIC18F2450 **PIC18C242** PIC16C66 PIC16C76 PIC16F872 PIC18F2550 PIC18C252 PIC16C642 PIC16C773 PIC16F873/A PIC18F2220 PIC16C745 PIC16F876/A PIC18F2320



PICmicro® 40-Pin Families



PIC16CR65 PIC16C74B PIC16C65B **PIC16C77 PIC16C67** PIC16C774 PIC16C765 PIC16C662

PIC16F74 PIC16F77 PIC16F871 PIC16F874/A PIC18F4550 PIC16F877/A


PIC18F442 **PIC18F448** PIC18F452 **PIC18F458** PIC18F4450 PIC18C442 PIC18C452 PIC18F4220

PIC18F4320




Quad Flat No Lead (QFN)

- Moving into a JEDEC standard environment
- JEDEC is naming them:
 - QFN (ala 28/40 lead)
 - Quad Flat No Lead
 - DFN (ala 8 lead)
 - Dual Flat No Lead
- MCHP package ordering names will not change
 - /ML and /MF





Cumulative PICmicro® Shipment (Millions of Units)





Thousands of Customers

Consumer

Black & Decker

Coleman

Genie

Goldstar

Hamilton Beach

JVC

Mitsubishi

Panasonic

Philips

Samsung

Sanyo

Sega

Sony

Sunbeam

Toshiba

Whirlpool

Automotive

BMW

Ford

Delphi

Honda

JCI

Lear

Lexus

Mercedes/Benz

Nissan

Robert Bosch

Sagem

Siemens/VDO

Stribel

Toyota

TRW

Valeo

Office Automation

Alps

Apple Computer

Conner

Compaq

DEC

Dell Computer

Hewlett Packard

IBM

Logitech

Microsoft

Mitsumi

NCR

Panasonic

Quantum

Texas Instruments

Telecom

Codex

Ericsson

Kyocera

Motorola

Nokia

Northern

Telecom

Pacific

Monolithics

Pulsecomm

Qualcomm

Rockwell

Sagem

Samsung

Siemens

UDS

<u>Industrial</u>

Allen-Bradley

American Sensors

Banner

Code Alarm

Foxboro

General Electric

Honeywell

ILCO-Unican

Invensys

Pitney Bowes

Tandy

United

Technologies


Wayne Systems

Whirlpool




Process Technology Advancements


PIC16C77 (0.9µ)



PIC16C77 (0.7μ)*



PIC16F77 (0.5µ)



* Equivalent device



Worldwide 8-bit Microcontroller Market Share - Units

No.	1990	1991	1992	1993	1994	1995/96	1997-00
<u>Rank</u>	<u>Rank</u>	Rank	Rank	<u>Rank</u>	<u>Rank</u>	<u>Rank</u>	<u>Rank</u>
1	Motorola	Motorola	Motorola	Motorola	Motorola	Motorola	Motorola
2	Mitsubishi	Mitsubishi	Mitsubishi	Mitsubishi	Mitsubishi	Mitsubishi -	Microchip
3	NEC	NEC:	Intel	NEC;	NEC	SGS-Thomson	NEC
4	Intel	Intel	NEC:	Hitachi	Philips:	NEC:	Hitachi
5	Hitachi	Hitachi	Philips,	Philips;	Intel	Microchip	ST-Micro
6	Philips:	Philips	Hitachi	Intel	→ Microchip	Philips:	Infineon
77	Matsushita	Matsushita	Matsushita	SGS	Zilog	Zilog	Mitsubishi
83	National	SGS-Thomson	SGS	→ Microchip —	SGS	Hitachi	Philips
9	Siemens	Siemens	National	Matsushita	Matsushita	Fujitsu	Toshiba
10	Ti	Ti	Ti	Toshiba	Hitachi	Intel	Atmel
1 1	Sharp	National	Zilog	National	Toshiba	Siemens	Zilog
12	Oki	Toshiba	Toshiba	Zilog	National	Toshiba	Fujitsu
13	Toshiba	Sony	Siemens	TI	Τl	Matsushita	Matsushita
14	SGS-Thomson	n Sharp 💛	Microchip —	Siemens.	Ricoh	Th	Realtek
15	Zilog	O ki	Sharp	Sharp	Fujitsu	National	Samsung
16	Matra MHS	Zilog	Sanyo	Oki	Siemens	Temic	National
177	Sony	Microchip—	Matra MHS	Sony	Sharp	Sanyo	Sanyo
183	Fujitsu	Matra MHS	Sony _/	Sanyo	O ki	Ricoh	Elan
19)	AMD	Fujitsu	O ki	Fujitsu	Sony	Okij	Τl
20	Microchi p	Sanyo	Fujitsu	AMD	Temic	Sharp	Sony _/
		Bas	ed on unit shipm	ent volume 1990-2	2000, Source: Dat	aquest, July 2001	





PIC18 Architecture And Peripherals



PIC18 Architecture Features

- High Performance 8-bit RISC CPU
- 40 MHz / 10 MIPs sustained operation
- 2.0V to 5.5V operation
- Linear Program Memory addressing to 2MB
- Linear Data Memory addressing to 4KB
- 3 Data Pointers with 5 addressing modes
- Relative conditional branch instructions




PIC18 Architecture Features (Continued)


- Up to 10MIPS @ 10MHz with 4X PLL
- Enhanced Flash memory
 - 2 Seconds Programming Time
 - Low Cost MPLAB-ICD-II Support
 - Flexible Program Memory Protection
- And Many More...



PIC18 Architecture Harvard Architecture

- Separate memory spaces for instructions and data
 - Increased throughput
 - Different program and data bus widths are possible







PIC18 Architecture Oscillator

Various oscillator modes


LP	Low Power Crystal (200KHz max)
XT	Crystal/Resonator (4MHz max)
HS	High Speed Crystal/Resonator (40MHz max)
HS + PLL	HS + 4X PLL (10MHz max)
RC	External RC (4MHz max)
RCIO	RC with OSC2 as I/O (4MHz max)
EC	External Clock (40MHz max)
ECIO	EC with OSC2 as I/O (40MHz max)
INTOSC	Internal RC Oscillator (30/500 kHz, 1/4/8 MHz)

Secondary Oscillator Mode Modes selected by Configuration registers



PIC18 Architecture Clocking Scheme

- Instruction cycle = 1/4 of clock input frequency
- 100 ns Instruction cycle at 40 MHz clock






PIC18 Architecture Instruction Pipeline

- Allows overlap of fetch and execution
- Makes single cycle execution
- Program branches (e.g. GOTO, CALL or Write to PC) take two or three cycles





PIC18 Architecture ALU



- Operates on WREG and a Register or Constant
- Multi-Byte calculation using ADDWFC etc.



PIC18 Architecture 8 x 8 Hardware Multiplier

- Single Cycle Hardware Multiplier
- Performs
 - WREG X Register
 - WREG X Constant
- 16-bit result stored in PRODH:PRODL
- Integer arithmetic operation
- Unsigned operation



PIC18 Architecture Computation Performance

Function	Prog Words (estimated)	RAM (estimated)	Max Time (uS) @ 10MIPS
8 x 8 unsigned multiply	1	-	0.1
16 X 16 unsigned multiply	30	7	3
16 X 16 signed multiply	40	8	4
32 x 32 signed multiply	140	18	15
32 / 16 signed divide	450	9	42
Float Add (IEEE 32bit)	320	12	7
Float Mul (IEEE 32bit)	350	13	10
Float Div (IEEE 32bit)	130	14	32
Sqrt (32bit)	320	10	57
Sin (32bit)	420	11	241



PIC18 Architecture Indirect Access

12-bit FSR

- Indirect Addressing
 - Three 12-bit FSRs
 - FSRnH:FSRnL $(0 \le n \le 2)$
- Linear access to 4KB
- Special Instruction to load FSRn in 2 cycles
- De-reference operations
 - Unchanged
 - Pre/Post Increment
 - Post Decrement
 - Indexed by WREG (signed)

GPR (Bank n-1)


GPR (Bank n)

GPR (Bank n+1)



PIC18 Architecture Stack Memory

- Hardware stack 31 levels deep
 - Separate memory, pointed by STKPTR
 - Used by Call, RCall, INT, RETURN, RETFIE



- Software stack uses FSRn, not hardware stack
 - Uses general purpose RAM, pointed by FSRn
 - Used to store local variables for re-entrant functions

MICROCHIP MASTER'S

PIC18 Architecture Accessing HW Stack


- 5-bit Stack Ptr addresses 21-bit wide stack
- Top-Of-Stack = TOSU:TOSH:TOSL
 - Readable & Writeable => RTOS Friendly
- рузн puts current PC on Top-Of-Stack
- POP discards Top-Of-Stack
- When enabled, Stack OV resets the device
- Stack Underflow returns 00000h





PIC18 Architecture Program Memory

- Up to 2M x 8 in size*
- Linear access
- Two Interrupt Vectors
- Self programmable*
- Programmable over entire voltage range
- Flexible Code Protection Modes*
- 100 K erase/writes (typical)*
- > 40 years retention (typical)



8-bit Wide

* Note: Check your device datasheet



PIC18 Architecture Program Memory Organization

- Divided into blocks
- 512 bytes of Boot block*
- Block size varies by device
 - 8KB on PIC18F452
- Blocks erased in bulk or 64* bytes
 - Bulk erase in ICSP™ programming mode (4.5 - 5.5V)
- Code protection by block
- Internal Read/Write protection by block



8-bit Wide

* Note: Check your device datasheet



PIC18 Architecture Program Memory: Protection


Three types of Protection Scheme:

Code Protection

Block n ICSP prog. Interface Block n+1


ICSP programming mode Read and Write disabled

Internal Read Protection



Reads from same block OK, reads from other blocks disabled


Internal Write Protection



Self Write to this block are disabled



PIC18 Architecture Program Memory Modes





PIC18 Architecture Accessing Program Memory

- 21-bit Divided into PCU:PCH:PCL
 - PCL is readable/writeable
 - PCU:PCH is readable/writeable via shadow registers only




PCL<0> is forced to '0'





PIC18 Architecture Reading Program Memory

TBLRD Operation





PIC18 Architecture Writing to Program Memory

Table Pointer

TBLPTRU | TBLPTRH | TBLPTRL

LOW(DATA), TABLAT movff tblwt*+ HIGH(DATA), TABLAT movff tblwt* **See Appendix C for more information HIGH BYTE (ODD ADDR) TABLAT** HIGH (DATA) **LOW BYTE (EVEN ADDR) Holding** LOW (DATA) Latch **Internal Program Memory**



PIC18 Architecture Accessing Program Memory (Cont.)

- TBLPTR is used to address program memory
 - Divided in TBLPTRU:TRBLPTRH:TBLPTRL
- TBLRD is used to read a byte
- TBLWT is used to load write buffer
 - EECON1 register controls actual write cycle
 - Protected against "run-away" code
- Erase block size 32 or 64 bytes*
- 8 bytes written at a time

^{*} Note: Check your device datasheet



Table Pointer Operations

- To enhance flexibility of table operations, the TBLPTR automatically increment and decrement during read/write operations
- PIC18 devices have 4 modify modes for TBLPTR

tblwt*	tblrd*	no change
tblwt*+	tblrd*+	auto post increment
tblwt*-	tblrd*-	auto post decrement
tblwt+*	tblrd+*	auto pre increment



PIC18 Architecture Data EEPROM

- Size ranges from 64 to 1024 bytes
- 1 M erase/write cycles (typical)
- > 40 years retention (typical)
- Read and Written at byte boundary
 - Automatic Erase-Before-Write
- Protection against "run-away" code
- Code Protection And Internal Write Protection
- Accessed via EEADR, EEDATA and EECONn registers



PIC18 Architecture Configuration

- Configuration Registers at 300000h
- Bit(s) enable/define mode(s)
- Written one byte at a time
- Writeable in all modes
 - Special "Configuration Write Protect" bit
- Most bits can be written to either '1' or '0'
 - Code, Read and Write Protection bits can be written '1' -> '0' only
 - Bulk Erase required to reset Code, Read and Write Protection bits to a '1'

MICROCHIP MASTER'S

Specifying Configuration Information in Source File

Create "config.asm" file and include in project:

```
#include p18f452.inc
 CONFIG CONFIG1L, 0xFF
 CONFIG CONFIG1H, OSCS OFF 1H& HSPLL OSC 1H
 CONFIG CONFIG2L, BOR OFF 2L& BORV 20 2L& PWRT OFF 2L
 CONFIG CONFIG2H, WDT OFF 2H& WDTPS 128 2H
 CONFIG CONFIG3L, 0xFF
 CONFIG CONFIG3H, CCP2MX OFF 3H
  CONFIG CONFIG4L, STVR ON 4L& LVP OFF 4L& DEBUG OFF 4L
 CONFIG CONFIG4H, 0xFF
 CONFIG CONFIG5L, CPO OFF 5L& CP1 OFF 5L& CP2 OFF 5L& CP3 OFF 5L
 CONFIG CONFIG5H, CPB OFF 5H& CPD OFF 5H
 CONFIG CONFIG6L, WRT0 OFF 6L& WRT1 OFF 6L& WRT2 OFF 6L& WRT3 OFF 6L
 CONFIG CONFIG6H, WRTC OFF 6H& WRTB OFF 6H& WRTD OFF 6H
 CONFIG CONFIG7L, EBTRO OFF 7L& EBTR1 OFF 7L& EBTR2 OFF 7L& EBTR3 OFF
 CONFIG CONFIG7H, EBTRB OFF 7H
END
```



C Programmer's Interface



Accessing Peripheral Control and Status Bits

<peripheral register name>bits.<bit name>

- Example:
 - GIEH bit of INTCON can be accessed by: INTCONbits.GIEH



Reset Vector

- Located at 0x00000, compiler automatically initializes variables
- Calls main() after variable initialization
- Loops back and calls main() again if main exits
- Generally, main() should stay in loop and not exit:


```
void main(void){
    // Place your initialization code here

while(1){
    // Place your main loop here
    }
}
```




PIC18 Architecture Interrupt Overview

- Interrupt Sources can individually
 - Assigned to high or low priority vector
 - High Priority Vector at 000008h (Default)
 - Low Priority Vector at 000018h
 - Polled or interrupt driven
- Automatic context save WREG, STATUS and BSR on High Priority Interrupt
- Most interrupts wake processor from sleep
- Fixed interrupt latency is three instruction cycles





PIC18 Architecture Interrupt Logic (Low Priority Level)





Interrupt Priority Enable

New bit added to the RCON register - IPEN

R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
IPEN	LWRT		RI	TO	PD	POR	BOR
bit7	6	5	4	3	2	1	0

- Enables / Disables Interrupt Priority and 16C Compatibility
 - If IPEN=0, priority is disabled and the interrupts are compatible with 16C (default)
 - If IPEN=1, priority is enabled and the interrupts are NOT compatible with 16C
- Registers have been added to set priority for each interrupt source, except INTO.



Peripheral Interrupt Control Registers

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
	bit7	6	5	4	3	2	1	0
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
	bit7	6	5	4	3	2	1	0
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
	bit7	6	5	4	3	2	1	0
	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
PIR2	_	_	_	-	BCLIF	LVDIF	TMR3IF	CCP2IF
	bit7	6	5	4	3	2	1	0
	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
PIE2	-				BCLIE	LVDIE	TMR3IE	CCP2IE
	bit7	6	5	4	3	2	1	0
	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
IPR2	-	-	-	-	BCLIP	LVDIP	TMR3IP	CCP2IP
	bit7	6	5	4	3	2	4	0



GIE PEIE In Compatibility Mode

- When IPEN=0 Compatibility Mode
 - INTCON<7> is GIE
 - INTCON<6> is PEIE
 - Note: definition exactly same as 16C INTCON

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GIE /GIEH	PEIE /GIEL	TOIE	INT0E	RBIE	TOIF	INT0F	RBIF
bit7	6	5	4	3	2	1	



GIEH & GIEL In Priority Mode

- When IPEN=1 Priority Interrupt Mode
- INTCON<7> is GIEH
- INTCON<6> is GIEL

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GIE/ GIEH	PEIE/GIEL	T0IE	INT0E	RBIE	T0IF	INT0F	RBIF
bit7	6	5	4	3	2	1	

- High Priority Interrupt Enable GIEH replaces GIE
- Low Priority Interrupt Enable GIEL replaces PEIE



High Priority Interrupts

High Priority Vector uses shadow registers for automatic context save / restore:

```
#pragma code HighVector=0x8
void HighVector (void)
    { _asm GOTO high_priority_interrupt _endasm}

#pragma code // return to default code section

#pragma interrupt high_priority_interrupt save=[symbol]
void high_priority_interrupt (void){
    // Place your high priority interrupt code here
}
```



Low Priority Interrupts

 Low Priority Vector - compiler saves context and restores it with "interruptlow" pragma

```
#pragma code lowVector=0x18
void LowVector (void)
_asm GOTO low_priority_interrupt _endasm
#pragma code
#pragma interruptlow low_priority_interrupt save=[symbol]
void low_priority_interrupt (void){
   // Place your low priority interrupt code here
```



Interrupt Context Save / Restore

- High priority interrupt uses Hardware shadow registers to save and restore WREG,BSR,STATUS.
- Low priority interrupt uses the software stack to manually save WREG,BSR,STATUS.
- You need to add save=[symbol or section] if your ISR is complicated by:
 - Accessing a calculated index within an array
 - Calls other user functions
 - Performs complex math (*,/,float)
 - Accesses a ROM qualified variable



Guidelines for ISR Save Context

ISR Code Behavior

Symbol or Section added to

ISR Save List

Call functions that are also called within main code paths	section(".tmpdata"), PROD
Access values in Program Memory such as an array declared with the ROM keyword	TABLPTR, TABLAT
Performs Multiplication or accesses a calculated index of an array	PROD
Executes Division, 16 bit or greater Multiplication, Floating Point, Scientific functions	section("MATH_DATA")

Example: ISR accesses a calculated array index and executes a division within the ISR:

#pragma interrupt sample_adc save=PROD, section("MATH_DATA"



Large Arrays and Structures

- Linker attempts to fit each variable into a default 256 byte section
- Need to create a larger protected section for arrays and structures larger than 256 bytes:
- Modify cessor name.lkr file as follows:

```
DATABANK NAME=gpr2 START=0x200 END=0x2FF
```

DATABANK NAME=big_array1 START=0x300 END=0x4FF PROTECTED

DATABANK NAME=gpr5 START=0x500 END=0x5FF

SECTION NAME=big_array RAM=big_array1



Large Arrays and Structures (cont.)

Add #pragma to use new section in source.c

```
#pragma udata big_array // Select large section
unsigned char test[456];
```

```
#pragma udata // Return to normal section
```

- Access these large (>256 byte) arrays and structures through pointers or a variable based index (array[index] or *array)
 - Avoid fixed element addressing on these large arrays and structures (ex: array[2])
- Pointers are more code efficient than array indexing



Peripherals



PIC18 Peripherals


- Digital I/O Ports
- Timer0, 1, 2, 3
- Compare/Capture/PWM (CCP)
- Analog-To-Digital Converter
- Analog Comparator
- Addressable USART (AUSART)
- Master Synchronous Serial Port (MSSP)
- External Memory Access (EMA)
- Controller Area Network (CAN)

PIC18 Peripherals Digital I/O Ports

- ្រឹ ្ធ បីគ្នុំ to 68 bi-directional I/O pins
- High sink/source capability (up to 25mA)
- Direct bit (pin) manipulation (single-cycle)
- Each port pin has:
 - Individual direction control (TRISA~TRISJ)
 - Data Latch (LATA~LATJ read-modify-writes)
 - Port Register (PORTA~PORTJ reads value on pins)
- All I/O pins have ESD protection



Port Latch Block Diagram



I/O pins have ESD protection diodes



I/O Pin Direction

- Direction of I/O pins controlled by individual TRIS bits
 - 1 = Input (default power on reset state)
 - \circ 0 = Output
- Example



Reading / Writing I/O Ports

- Reading a I/O port or bit uses the PORT register
 - if (PORTCbits.RC2) // Execute if RC2 = 1
 - if (PORTC == 0b11110000) // Check for F0

Writing to an I/O port or bit should use LAT register


```
LATAbits.LATA0 = 1; // Set RA0
```

```
LATB = 0xFF; // Set all of PORTB output
// pins to a logic one
```



PIC18 Peripherals PORTB: Interrupt on Change


 Internal Pull-Ups and Wakeup/Interrupt On Change feature





PIC18 Peripherals Timer0

- 8-bit/16-bit Timer/Counter
 - 16-bit Read and Writes
- 8-bit Software Programmable Prescaler
- Internal or External clock select
- Interrupt on overflow from FFh/FFFFh to 00h






MICROC MASTE	J							bit 0
T0CON		T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0

TMR0ON	Timer 0 On/Off Control				
	1 = Enables Timer 0				
	0 = Stops Timer 0				
T08BIT	Timer 0 8-bit / 16-bit Select				
	1 = Timer 0 configured for 8-bit mode				
	1 = Timer 0 configured for 16-bit mode				
T0CS	Timer 0 Clock Source Select				
	1 = Transition on T0CKI pin (counter mode)				
	0 = Internal Instruction cycle (timer mode)				
T0SE	Timer 0 Source Edge Select				
	1 = Increment on High -> Low T0CKI transition				
	0 = Increment on Low -> High T0CKI transition				
PSA	Timer 0 Prescaler Asignment				
	1 = Timer 0 Prescaler is NOT assigned, prescaler bypassed				
	0 = Timer 0 Prescaler assigned and enabled				
T0PS2:T0PS0	Timer 0 Prescaler Selection				
	111 = 1:256				
	110 = 1:128 $010 = 1:8$				
	101 = 1:64 $001 = 1:4$				
	100 = 1:32 $000 = 1:2$				



PIC18 Peripherals Timer1 and Timer3


- 16-bit Timer / Counter
- Consists of two readable and writeable 8-bit registers
 - 16-bit Read / Write mode eliminates hazards
- \bullet ÷1, ÷2, ÷4, or ÷8 Prescaler
- Timer, Synchronous or Asynchronous Counter
- Timer1 can also operate from an external crystal with its built in oscillator feature.
- Interrupt on overflow from FFFFh to 0000h



T1CKPS1:T1CKPS0



PIC18FXXX MCU Peripherals TMR1 as a Real Time Clock



Preload TMR1H register for faster overflows:

TMR1H=80h \rightarrow 1 second overflow TMR1H=C0h \rightarrow 0.5 second overflow

See Application Note AN580 for more info.



Timer 1 Setup

Y	94 7							bit 0
	RD16	-	T1CKPS1	T1CKPS0	T10SCEN	T1SYNCH	TMR1CS	TMR10N

RD16	16-bit Read/Write Mode Enable 1 = Enables Read/Write of Timer 1 in one 16-bit operation
	0 = Enables Read/Write of Timer 1 in two 8-bit operations
T1CKPS1:T1CKPS0	Timer 1 Input Clock Prescale Selection
	11 = 1:8 $01 = 1:2$
	10 = 1:4 $00 = 1:1$
T10SCEN	Timer 1 Oscillator Enable
	1 = Timer 1 oscillator is enabled
	0 = Timer 1 oscillator is disabled
T1SYNCH	Timer 1 External Clock Synchronization Selection
	1 = Do NOT synchronize external clock
	0 = Synchronize external clock input
TMR1CS	Timer 1 Clock Source Selection
	1 = External clock from RC0/T1OSC0/T13CKI (counter)
	0 = Internal Instruction Cycle
TMR1ON	Timer 1 On / Off Selection
	1 = Enables Timer 1
	0 = Disables Timer 1



Timer 3 Setup

MICROC MASTE	7							bit 0
T3CON		T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNCH	TMR3CS	TMR3ON

RD16	16-bit Read/Write Mode Enable							
	1 = Enables Read/Write of Timer 3 in one 16-bit operation							
	0 = Enables Read/Write of Timer 3 in two 8-bit operations							
T3CCP2:T3CCP1	Timer 3 and Timer 3 CCP Timebase Selection							
	1X = Timer 3 is Capture/Compare clock source for all CCPs							
	10 = Timer 3 is Capture/Compare clock source for CCP2,							
	Timer 1 is Capture/Compare clock source for CCP1							
	01 = Timer 1 is Capture/Compare clock source for all CCPs							
T3CKPS1:T3CKPS0	Timer 3 Input Clock Prescale Selection							
	11 = 1:8 $01 = 1:2$							
	10 = 1:4 $00 = 1:1$							
T3SYNCH	Timer 3 External Clock Synchronization Selection							
	1 = Do NOT synchronize external clock							
	0 = Synchronize external clock input							
TMR3CS	Timer 3 Clock Source Selection							
	1 = External clock from RC0/T1OSC0/T13CKI (counter)							
	0 = Internal Instruction Cycle							
TMR3ON	Timer 3 On / Off Selection							
	1 = Enables Timer 1							
	0 = Disables Timer 1							




PIC18 Peripherals Timer2 and Timer4

- 8-bit Timers with prescaler and postscaler
- TMR2 used as time base for PWM mode of CCP module
- TMR2/TMR4 are readable & writable
- TMR2/TMR4 increments until they match period PR2/PR4, then resets to 00h
- TMR2/TMR4 match with PR2/PR4 generates an interrupt through postscaler
- TMR2 can serve as baud clock for MSSP



PIC18 Peripherals TMR2 Timer: Period Register





Timer 2 Setup


T2CON Register Format

bit 7							bit 0
-	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0

TOUTPS<3:0>	Select Timer 2 Postscaler: $0000 = 1:1 \text{ Postscale}$ $0001 = 1:2 \text{ Postscale}$ $1111 = 1:16 \text{ Postscale}$
TMR2ON	Timer 2 On / Off Control: 0 = Timer 2 is Off
	1 = Timer 2 is On
T2CKPS1	Select Timer 2 Prescaller:
	00 = Prescaller is 1
	01 = Prescaller is 4
	1X = Prescaller is 16



PIC18 Peripherals TMR4 Timer: Period Register





Timer 4 Setup

T4CON Register Format

bit 7							bit 0
-	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0

T4OUTPS<3:0>	Select Timer 4 Postscaler: $0000 = 1:1 \text{ Postscale}$ $0001 = 1:2 \text{ Postscale}$ $1111 = 1:16 \text{ Postscale}$
TMR4ON	Timer 4 On / Off Control: 0 = Timer 4 is Off 1 = Timer 4 is On
T4CKPS1	Select Timer 4 Prescaller: 00 = Prescaller is 1 01 = Prescaller is 4 1X = Prescaller is 16



Timer 2 Interrupts

RCON Register

TiE7R'S							bit 0
IPEN	-	-	~RI	~TO	~PD	~POR	~BOR

IPEN Interrupt Priority Level Enable:


1 = Enable Interrupt Priority Levels

0 = Disable Interrupt Priority Levels

INTCON Register

bit 7							bit 0
GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF

GIE/GIEH	Global Interrupt Enable	
	IPEN=0	IPEN=1
	1 = Enable Unmasked Interrupts	1 = Enables High Priority Interrupts
	0 = Disable all interrupts	0 = Disables High Priority Interrupts
PEIE/GIEL	Peripheral Interrupt Enable	
	IPEN = 0	IPEN = 1
	1 = Enables Unmasked Peripheral	1 = Enables Low Priority Interrupts
	Interrupts	
	0 = Disables Peripheral Interrupts	0 = Disables Low Priority Interrupts



TMR2 Initialization Example


MICROCHIP 200° uS / 5 Khz high priority interrupt, 40 Mhz clock / 10 Mhz instruction clock:

```
T2CON = 0b00001101;
                           // 4:1 pre 2:1 postscale
   PR2 = 249;
                              250 count TMR2 period
                           // Enable Priority
   RCON = 0b10000000;
   PIE1 = 0b0000010;
                           // Enable TMR2 interrupt
   IPR1 = 0b0000010;
                           // TMR2 high priority
   PIR1bits.TMR2IF = 0;
                           // Optional to eliminate
   TMR2 = 0;
                           // first interrupt
   INTCON = 0b10000000;
                           // Turn on interrupts
10,000,000 / (4 (prescale) * 2 (postscale) * 250 (period)) = 5,000
  Khz or 200 uS period
```

Timer 2 ISR Example

MICROCHIP and Clear PIR1bits.TMR2IF:

```
void high_priority_interrupt(void){
      (PIR1bits.TMR2IF) {
   if
     PIR1bits.TMR2IF = 0;
     // execute Timer 2 service code here
   else if (<other high priority peripherals>){
     // Clear other peripheral bits
     // execute peripheral service code here
   else Reset(); // Hit interrupt without valid
          // flag - illegal condition so restart
```






PIC18 Peripherals CCP Module: Input Capture Mode

- Captures 16-bit TMR1 value when an event occurs on CCPx pin:
 - Every falling edge
 - Every rising edge
 - Every 4th rising edge
 - Every 16th rising edge
- Capture generates an interrupt



PIC18 Peripherals

CCP Module: Input Capture Mode (continued)





PIC18 Peripherals CCP Module: Output Compare Mode


- 16-bit CCPRx register value is compared to TMR1, and on match the CCPx pin is
 - Driven High/Low
 - Toggled
 - Unchanged
- Compare match generates interrupt
- Special event trigger clears TMR1 and can start A/D conversion



PIC18 Peripherals

CCP Module: Output Compare Mode

(continued)





CCP1 Setup

MICROC MASTE	, y							bit 0
CCPICON		-	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0

DC1B1:DC1B0	(2) LSBs of PWM Duty Cycle PWM Mode -> (2) LSBs of a 10-bit Duty Cycle. The upper (8) bits
	(DC19:DC12) of the duty cycle are found in CCPR1L
	Capture/Compare Modes -> Unused
CCP1M3:CCP1M0	CCP1 Mode Selection
	0000 = Capture/Compare/PWM 1 Disable (resets CCP1 module)
	0001 = Reserved
	0010 = Compare Mode, Toggle CCP1 output on match
	0011 = Reserved
	0100 = Capture Mode, every falling edge
	0101 = Capture Mode, every rising edge
	0110 = Capture Mode, Every 4 th rising edge
	0111 = Capture Mode, Every 16 th rising edge
	1000 = Compare Mode, force CCP1 output High on match
	1001 = Compare Mode, force CCP1 output Low on match
	1010 = Compare Mode, CCP1 output unchanged
	1011 = Compare Mode, Trigger Special Event
	11XX = PWM Mode

Note: Pin defaults to '0' when capture mode is engaged



CCP2 Setup

MICROC MASTE	μţ							bit 0
CCP2CON		-	DC2B1	DC2B0	ССР2М3	CCP2M2	CCP2M1	CCP2M0

DC2B1:DC2B0	(2) LSBs of PWM Duty Cycle
	PWM Mode -> (2) LSBs of a 10-bit Duty Cycle. The upper (8) bits
	(DC29:DC22) of the duty cycle are found in CCPR2L
	Capture/Compare Modes -> Unused
CCP2M3:CCP2M0	CCP2 Mode Selection
	0000 = Capture/Compare/PWM 1 Disable (resets CCP2 module)
	0001 = Reserved
	0010 = Compare Mode, Toggle CCP2 output on match
	0011 = Reserved
	0100 = Capture Mode, every falling edge
	0101 = Capture Mode, every rising edge
	0110 = Capture Mode, Every 4 th rising edge
	0111 = Capture Mode, Every 16 th rising edge
	1000 = Compare Mode, force CCP2 output High on match
	1001 = Compare Mode, force CCP2 output Low on match
	1010 = Compare Mode, CCP2 output unchanged
	1011 = Compare Mode, Trigger Special Event
	11XX = PWM Mode


Note: Pin defaults to '0' when capture mode is engaged



10-bit

ADC

PIC18 Peripherals 10-bit ADC - Block Diagram



Up to 16 ch.

- 10-bit ± 1 LSb
 - Conversion during SLEEP
 - Internal Or External Reference
- Up to 25ksps
 - 34 ksps without channel change

PCFG2:PCFG0



A/D Setup ADCON0

ICROCHIE							bit 0
CONO ADC	ADCS0	CSH2	CHS1	CHS0	GO_DONE	-	ADON

ADCS1:ADCS0	A/D Conversion Clock Select (A	ADCON1 contains ADCS2)
4.7	ADCON1.ADCS2 = 0	ADCON1.ADCS2 = 1
Also	00 = FOSC/2	00 = FOSC/4
ADCON1 ADCS2	01 = FOSC/8	00 = FOSC/16
ADCONT ADCS2	10 = FOSC/32	00 = FOSC/64
	11 = Frc Internal RC Oscillator	11 = Frc Internal RC Oscillator
CH2:CH0	Analog Channel Select Bits	
	000 = Channel 0, AN0	
	001 = Channel 1, AN1	
	010 = Channel 2, AN2	
	011 = Channel 3, AN3	
	100 = Channel 4, AN4	
	101 = Channel 5, AN5	
	110 = Channel 6, AN6	
	111 = Channel 7, AN7	
GO_DONE	A/D Conversion Status and Cor	nversion Start
	1 = Conversion in progress, set this b	it to start a conversion
	0 = Conversion complete, result in A	DRES, cleared by A/D converter
ADON	A/D Converter On / Off Selection	
	1 = Enables A/D Converter	
	0 = Disables A/D Converter	

02	
MICROCH	

A/D Setup ADCON1

MICROC MASTE	jų į							bit 0
ADCON1		ADCS2	1	-	PCFG3	PCFG2	PCFG1	PCFG0

ADFM	A/D R	esult	Form	at Se	lectio	n						
	1 = Rig	ght Ju	stified	d. (6)	MSB	s of ADRI	ESH are	' 0'				
	0 = Le	ft Just	ified,	(6) L	SBs o	of ADRES	L are '(),				
ADCS2	See A	DCO	NO fo	or Co	nver	sion Clo	ck Sele	ectio	n			
PCFG3:PCFG0	Analo	g Po	rt Co	nfig	uratio	on Contr	ol					
	<3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
	0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	VSS	8 / 0
	0001	Α	Α	Α	Α	VREF+	Α	Α	Α	AN3	VSS	7 / 1
	0010	D	D	D	Α	Α	Α	Α	Α	VDD	VSS	5 / 0
	0011	D	D	D	Α	VREF+	Α	Α	Α	AN3	VSS	4 / 1
	0100	D	D	D	D	Α	D	Α	Α	VDD	VSS	3 / 0
	0101	D	D	D	D	VREF+	D	Α	Α	AN3	VSS	2/1
	011x	D	D	D	D	D	D	D	D	_	_	0/0
	1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
	1001	D	D	Α	Α	Α	Α	Α	Α	VDD	VSS	6/0
	1010	D	D	Α	Α	VREF+	Α	Α	Α	AN3	VSS	5 / 1
	1011	D	D	Α	Α	VREF+	VREF-	· A	Α	AN3	AN2	4 / 2
	1100	D	D	D	Α	VREF+	VREF-	- A	Α	AN3	AN2	3/2
	1101	D	D	D	D	VREF+	VREF-	- A	Α	AN3	AN2	2/2
	1110	D	D	D	D	D	D	D	Α	VDD	VSS	1 / 0
	1111	D	D	D	D	VREF+	VREF-	- D	Α	AN3	AN2	1/2




Configuring Inputs as Digital or Analog

- Pins defined as digital enable the digital input buffer
 - Avoid voltages that reside below V_{IH} and above V_{IL} to prevent excessive current
 - PORT pin reads reflect the pin state
- Pins defined as analog disable the digital input buffer
 - Any voltage below Vdd and above Vss is fine
 - PORT pin reads will always be '0'
- All pins (D or A) can be digital outputs




PIC18 Peripherals Analog Comparator Module




- Two Analog Comparators
- Programmable on-chip voltage reference
- Eight Programmable modes of operation
- Operates in SLEEP mode
- Generates interrupt / wake-up on output change
- Comparator output pin available



PICmicro MCU Peripherals Analog Comparator Module (continued)





- 24 or 32 step sizes
- Internal or External Voltage Reference
- Can be used as a D/A converter
- VREF can be directed to an output pin

Note: Check your device datasheet for availability



Comparator Setup

0	H. F							bit 0
	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	СМО

C2OUT	Comparator 2 Output	Selection
	C2INV = 0:	C2INV = 1:
	1 = C2 Vin+ > C2 Vin-	1 = C2 Vin + < C2 Vin-
	0 = C2 Vin + < C2 Vin	0 = C2 Vin + > C2 Vin-
C1OUT	Comparator 1 Output	Selection
	C1INV = 0:	C1INV = 1:
	1 = C1 Vin+ > C1 Vin-	1 = C1 Vin+ < C1 Vin-
	0 = C1 Vin+ < C1 Vin-	0 = C1 Vin+ > C1 Vin-
C2INV	Comparator 2 Output	Inversion
	1 = C2 Output inverted	
	0 = C2 Output not inverted	ed
C1INV	Comparator 1 Output	Inversion
	1 = C1 Output inverted	
	0 = C1 Output not inverte	ed
CIS	Comparator 1 Input S	witch (when CM<2:0> = 110)
	1 = C1 Vin-connects to F	RF5/AN10, C2 Vin- connects to RF3/AN8
	1 = C1 Vin- connects to R	RF6/AN11, C2 Vin- connects to RF4/AN9
CM<2:0>	Comparator Mode Sel	ection
	See Comparator Mode Fig.	gure



ť	911 7							bit 0
J	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0

CVREN	Comparator Voltage Reference Enable
	1 = Enables CVREF Circuit, reference ON
	0 = Disables CVREF Circuit, reference OFF
CVROE	Comparator Output Enable
	1 = CVREF Voltage also driven onto RF5/CVREF pin
	0 = CVREF disconnected from RF5/CVREF pin
	Note: TRISF<5> must be set to a '1' (input)
CVRR	Comparator VREF Source Selection
	1 = 0.00 CVRSRC to 0.75 CVRSRC with CVRSRC/24 step
	1 = 0.25 CVRSRC to 0.75 CVRSRC with CVRSRC/32 step
CVR3:CVR0	Comparator VREF Value Selection
	When CVRR = 1
	CVREF = (CVR < 3:0 > /24) * CVRSRC
	When CVRR = 0
	CVREF = (0.25 + (CVR < 3:0 > /32)) * CVRSRC




PIC18 Peripherals Addressable USART (AUSART)

- Full-duplex Asynchronous Or Half-duplex Synchronous
- 9-bit Addressable mode
- Double-buffered transmit and receive buffers
- Separate transmit and receive interrupts
- Dedicated baud rate generator
- Max bit rates @ 40MHz
 - Asynchronous: 625 kbps / 2.5 Mbps
 - Synchronous: 10 Mbps





PIC18 Peripherals USART Block Diagram





UART Tx Setup

MICROC MASTE	μţ							bit 0
TXSTA	CVREN	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D

CSRC	Clock Source Selection (synch mode only)
	1 = Master mode, clock generated by internal BRG
	0 = Slave mode, clock derived from external
TX9	9-bit / 8-bit Mode Transmission Selection
	1 = 9-bit Transmission Format
	0 = 8-bit Transmission Format
TXEN	Transmit Enable (overridden by SREN/CREN in SYNC mode)
	1 = Transmitter Enabled
	0 = Transmitter Disabled
SYNC	Synchronous / Asynchronous Selection
	1 = Synchronous Mode
	0 = Asynchronous Mode
BRGH	High / Low Baud Rate Selection
	1 = High Speed Baud Rate, FOSC / 16
	0 = Low Speed Baud Rate, FOSC / 64
TRMT	Transmit Shift Register Status
	1 = Transmit Shift Register Empty
	0 = Transmit Shift Register Full
TX9D	9 th Bit of Transmit Data (valid only in 9-bit mode)
	Written before TXREG, used for parity or address/data



UART Rx Setup

MICROC MASTE	M f							bit 0
RCSTA	SPEN	RXD	SREN	CREN	ADDEN	FERR	OERR	RX9D

SPEN	Serial Port Enable
	1 = Serial Port Enabled, Uses RX and TX as serial port pins
	0 = Serial Pore Disabled, RX and TX general purpose I/Os
RX9	9-bit / 8-bit Mode Reception Selection
	1 = 9-bit Reception Format
	0 = 8-bit Reception Format
SREN	Single Receive Enable (Synchronous Mode Only)
	1 = Enable a Single Receive
	0 = Disable Single Receive, cleared when reception completed
CREN	Continuous Receive Enable
	1 = Enables Receiver; Continuous Reception in Synch mode, overriding SREN
	0 = Disables Receiver in Asynchronous Mode, SREN controls Synch mode
ADDEN	Address Detect Enable
	1 = Enables 9-bit Address Detection, Interrupt and load RCREG when bit 9 is '1'
	0 = Disables Address Detection, all bytes received
FERR	Framing Error
	1 = Framing Error Occurred in this byte, clear by read RCREG + receive next byte
	0 = No Framing Error
OERR	Overrun Error
	1 = Overrun Error, cleared by clearing CREN
	0 = No Overrun Error
RX9D	9 th Bit of Received Data (valid only in 9-bit mode)
boz microcnip recrinology incorporated.	Read before TXREG, used for parity or address/data



UART Baud Rate Generator

- Separate Resource does not use any timers
- Divides (FOSC / 16 or 64) by 1 to 256



UART Buffers

- Load TXREG with byte to be transmitted
 - Buffer empty ONLY when PIR1bits.TXIF is set
- Read received byte from RCREG
 - Received data ONLY when PIR1bits.RCIF is set


```
void putchar(value){
   while (PIR1bits.TXIF == 0);// Wait for empty FIF0
   TXREG = value;
}
```



PIC18 Peripherals Master Synchronous Serial Port

- Operates in either SPITM or I²CTM mode
- SPI Mode
 - Programmable baud rate
 - Maximum baud rates (@ 40MHz)
 - Master: 10 Mbps
 - Slave: 2.5 Mbps Single Byte Tx
 - All four SPI modes supported (0,0;0,1;1,0;1,1)
- I²C Mode
 - Supports standard (100kHz), fast (400kHz), and Microchip's 1MHz I²C standards
 - Hardware Master/Slave implementation

SPI is a trademark of Motorola Semiconductor I²C is a trademark of Philips Semiconductors





MICROC MASTE	J uly							bit 0
SSPSTAT	SMP	CKE	D_A	Р	S	R_W	UA	BF

SMP	Input Sample Control
	1 = Input sampled at the end of data output time
	0 = Input sampled at the middle of data output time
CKE	Clock Edge Selection
	If CKP = 0 $If CKP = 0$
	1 = Data transmitted on SCLK rising edge 1 = Data transmitted on SCLK falling edge
	0 = Data transmitted on SCLK falling edge $0 = Data transmitted on SCLK rising edge$
D_A	Data / Address bit used ONLY in I2C mode, unused in SPI mode
Р	Stop bit used ONLY in I2C mode, unused in SPI mode
S	Start bit used ONLY in I2C mode, unused in SPI mode
R_W	Read / Write bit used ONLY in I2C mode, unused in SPI
UA	Update Address bit used ONLY in I2C mode, unused in SPI mode
BF	Buffer Full (Receive mode only)
	1 = Receive complete, SSBUF is full
	0 = Receive not complete, SSBUF is empty

OF THE PROPERTY OF THE PROPERT
unt

MSSP SPI Mode Setup Cont.

MICROC MASTE	W Ę							bit 0
SSPCON1		SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0

WCOL	Write Collision Detection (Master Mode Only – Must be cleared in software)
	1 = The SSPBUF register was written while still transmitting a previous word
	0 = No write collision
SSPOV	Receive Overflow Indicator (Slave Mode Only – Must be cleared in software)
	1 = A new byte has been received from the master before the previous byte was read from
	SSPBUF. In case of overflow, the data is lost and SSPBUF must be read to clear overflow
	condition. Slave transmitter applications should also read SSBUF after each byte
	0 = No Slave Receive Overflow
SSPEN	Synchronous Serial Port Enable
	1 = Enables serial port and configures SCK, SDO, SDI and SS as serial port pins
	0 = Disables serial port; allows SCK, SDO SDI and SS to be used as general purpose I/Os
SCP	Clock Polarity Selection
	1 = Idle state for clock is a high level
	0 = Idle state for clock is a low level
SSPM3:SSPM0	Synchronous Serial Port Mode Selection
	0101 = SPI Slave Mode, Clock – SCLK, SS Control Disabled, SS is GPIO
	0100 = SPI Slave Mode, Clock = SCLK, SS Control enabled
	0011 = SPI Master Mode, Clock = Timer 2 Output / 2
	0010 = SPI Master Mode, Clock = FOSC/64
	0001 = SPI Master Mode, Clock = FOSC/16
	0000 = SPI Master Mode, Clock = FOSC/4
	NOTE: Other combinations used in I2C mode or reserved



PICmicro MCU Peripherals Parallel Slave Port

- Provides an 8-bit interface such that the PICmicro MCU may be used as a peripheral to a microprocessor
- Three I/O on PORTE act as Chip Select, Read, and Write lines
- PORTD is the data bus
- Separate read and write interrupts available
- Currently available on most 40-pin, 14-bit core devices






PICmicro MCU Peripherals Parallel Slave Port: MCU Interface

- Direct interface to 8-bit microprocessor data bus
- Asynchronous operation (to external world)
- Interrupt generated on external read or write operation on parallel port
- Uses Port D and Port E
 - Port D: Data bus
 - Port E: Control signals (read, write, and chip select)



PICmicro MCU Peripherals Parallel Slave Port: Block Diagram





Parallel Slave Port Setup

MICROC MASTE	jų į							bit 0
TRISE	IBF	OBF	IBOV	PSPMODE	-	TRISE2	TRISE1	TRISE0


IBF	Input Buffer Full Status 1 = A word has been received from the master into PORTD and is waiting to be read 0 = No word has been received from the master
OBF	Output Buffer Full Status 1 = The PORTD output buffer still holds a previously written word 0 = The PORTD output buffer has been read by the master and is now empty
IBOV	Input buffer Overflow Detect Status (Must Be Cleared In Software) 1 = The master wrote a byte before a previously written byte was read from PORTD 0 = No write overflow occurred
PSPMODE	Parallel Slave Port Mode Selection 1 = Enable Parallel Slave Port 0 = Disable Parallel Slave Port, PORTD and PORTE General Purpose I/Os
TRISE2:TRISE0	PORTE, Pins RE2:RE0 Direction Control 1 = RE x set to input 0 = RE x set to output



Special Features



New Oscillator Modes PIC18F452 Oscillator Block Diagram





PIC18 Special Features Programmable Low Voltage Detect

- Provides "Early Warning"
- Programmable internal or external reference
 - Up to 14 internal reference voltages (2 4.77V)
- Operates during SLEEP
 - Low Voltage condition wakes-up/interrupts
 MCU
- Software Controlled enable/disable
 - Useful for low power applications



PIC18 Special Features Programmable Brown-Out RESET

- Monitors operating voltage range
- Resets MCU when Vdd is below reference voltage
 - Deasserts RESET after Vdd is above reference voltage
 - Programmable internal reference
 - Up to 4 voltages (2.0, 2.7, 4.2, 4.5)
- Enabled via Configuration register




PIC18 Special Features Watchdog Timer (WDT)

- Recovers from software malfunction
- Resets MCU if not attended on-time
 - Software must clear it periodically (CLRWDT)
- Programmable period
 - 18 ms to 3.0 s typical
- Configuration controlled postscaler
- Enabled via Configuration register or Software



Watchdog Enhancements Block Diagram


- The watchdog can be programmed on and off in software
 - If Configuration bit WDTE = 1, the WDT cannot be turned off in software
 - If Configuration bit WDTE = 0, the software watchdog bit SWDTEN, can be used to enable/disable the WDOG timer
 - This is useful for applications that want to conserve power by turning off the WDT while in sleep or executing non-critical application code





PIC18 Special Features In-Circuit Serial ProgrammingTM

- Enhanced In-System Programming Method
- Uses only two pins to send/receive data
- Non-intrusive to normal operation
- Advantages of ICSPTM programming mode
 - Reduce cost of field upgrades
 - Calibrate and Serialize Systems during manufacturing
 - Reduce handling: Important for DIE and fine lead package





PICmicro Line Card

PICIOFXXX Product Migration



PIC18FXXX Product Line Card

							PICmicro® M	ICROCC	NTROLL	ER F	MILY PROD	DUCTS						
	Pr	ogram Men	ory	EEPROM		S		Analog		Digital			Sh 16	- 17		П	A 40	9
Product	Bytos	OTP/ FLASH Words	ROM Words	Data Memory	RAM Bytos	10 Pins	Packages	8-Bit ADC Channels	Comparators	PWM 10-Bit	TimersWDT	Sertal I/O	Max. Speed MHz	ICSP**	BOR/ PBOR	PLVD	CCP/ ECCP	Other Features
PIC18FXXX FU Switchable Osc	ASH MCLIS dilator Sou	: Upwardly roos, 25mA	Compatible Bource/Sir	e with PIC1 ik per IO (o	accept.	10170 ()	700/PIC18000/PIC180	5MPICI2CO	OX,77 Instructi	ons, C-c	ompler Effalent in	etruction Set	Softwar	e Stack	Capabil	ty, Tab	la Read	MMHs, 10 MPS, 4xPLL,
PIC18F448*	16384 (FLASH)	8192x16 [FLASH]	-	256	768	34	40P, 44L, 44PT	B (10-bit)	2	1/1	3-16 bit, 1-8 bit, 1-WOT	AUSART/ MPO/SPV CAN 2:0B	40	2	J*P	J	1/1	Full CAN 2.88, 3 transmit buffers, 2 raceive buffers, 6 acceptable filers, 2 filter masks, ICD, PSP, Self-Pro- gramming
PIC18F452*	32768 (FLASH)	16384x16 [FLASH]	-	256	1536	34	40P; 44L, 44PT	B [10-bit]	1000	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/ MI ² C/SPI	40	1	J.b	1	2	Self-Programming, PSP, ICD
PIC18F458*	32768 (FLASH)	16384x16 [FLASH]	-	258	1936	34	40P, 44L, 44PT	B (10-bit)	2	1/1	3-16 bit, 1-8 bit, 1-WOT	AUSART/ MPC/SPV CAN 2.0B	40	2	J.P	J	1/1	Full CAN 2.08, 3 transmit butters, 2 raceive butters, 6 acceptance filters, 2 filter masks, PSP, ICD, Suft-Pro- gramming.
PIC18F6620*	65536 (FLASH)	32768x16 [FLASH]	0.575	1024	3840	52	64PT	12 (10-bit)	2	5	3-16 bit, 2-8 bit, 1-WOT	2 AUSART/ MI ² C/SPI	40	2	.2P	2	5	PSP, Salf-Programming, ICO
PIC18F6720*	131072 (FLASH)	65636x16 [FLASH]	-	1024	3B40	52	64PT	12 (10-11)	2	5	3-16 bit, 2-8 bit, 1-WOT	2 AUSART/ MPC/SPI	40	1	J. P	1	5	PSP, Salf-Programming, ICO
PIC18FB620*	65536 (FLASH)	32768x16 [FLASH]	-	1024	3840	68	B0PT	18 (10-bt)	2	5	3-16 bit, 2-8 bit, 1-WDT	2 AUSART/ MPC/SPI	40	70	J/P	₹	5	PSP, Salf-Programming, EWA, ICD
PIC18FB720*	131072 (FLASH)	65536x16 [FLASH]	-	1024	3840	68	BOPT	16 (10-btf)	2	5	3-16 bit 2-8 bit, 1-WOT	2 AUSART/ MPC/SPI	40	1	J₽	1	5	PSP, Salf-Programming, EMA, ICD

Abbreviations:

ADC - Analog-to-Digital Converter AUSART - Addressable USART

BOR - Brown-out Detection/Reset

CAP - Capture

CCF - Capture/Compare/PWM

DAC = Digital-to-Analog Converter

3g = 3 Phosa PWWs

E2 = EEPROM (Reprogrammable)

ECCP - Enhanced Capture/Compare/PWM EMA - External Memory Addressing

PC = Inter-Integrated Circuit Bus

ICSP = In-Circuit Serial Programming ICD = In-Circuit Debug

LVD = Low Voltage Detection

LINXCVR - Local Interconnection Network Transceiver

MI²C/SPI = Master I²C/SPI

PBOR - Programmable Brown-Out Detection-Reset

PLVD = Programmable Low-Voltage Detection

PSP - Parallal Slave Port

PWM - Pulse Width Modulator

PSMC - Programmable Switch Mode Controller

SLAC - Slope A/D Converter, up to 16 bits

SMB - System Management Bus

SPI - Sarial Perigheral Interface.

USART - Universal Synchronous/Asynchronous Receiver/Transmitter

USB - Universal Sorial Bus

VHEF - Wittage Reference

WDT - Watchdog Timer

JP - Programmable

PIC1BF242*	16384 (FLASH)	8192x16 [FLASH]	-	256	788	23	28SP, 28SO	5 (10-bit)	-8	2	3-16 bt, 1-8 bt, 1-WDT	AUSARIT/ MPC/SPI	40	1	/P	1	2	Salf-Programming, ICD
PIC18F248*	16384 (FLASH)	8192x16 [FLASH]	-	256	708	23	28SP, 28SO	5 (10-bit)	1	31	3-16 bH, 1-8 bH, 1-WDT	AUSART/ MPC/SPV CAN 2.08	40	-	ZP	7	1	Pull CAN 20B, 3 transmit buffers, 2 receive buffers, 6 acceptable filters, 2 filter masks, ICD, Salf-Program- ming
PIC18F252*	32768 (FLASH)	16384x16 [FLASH]	-	256	1536	23	28SP, 28SO	5 (18-bit)	-	2	3-16 bt, 1-8 bt, 1-WDT	AUSART/ MI ² C/SPI	40	7	ZP.	7	2	Salf-Programming, ICD
PIC18F258*		16384x16 (FLASH)	-	256	1536	23	285P, 295O	5 (10-bit)	+	2	3-16 tht, 1-8 tht, 1-WDT	AUSART/ MPC/SPV GAN 2.08	40		ZP.	1	d:	Pull CAN 20B, 3 transmit buffers, 2 receive buffers, 6 acceptance filers, 2 filer masks, ICD, Self-Program- ming
PIC18F442*	16384 (FLASH)	8192x16 [FLASH]	N T	256	768	34	40P, 44L, 44PT	8 (10-bit)	70	2	3-16 bt, 1-8 bit, 1-WDT	AUSART/ MI ² C/SPI	40	1	/P	1	2	Self-Programming, PSP, ICD





PICmicro 28/40 Pin Device Compatibility

PIN AND CODE COMPATIBILITY CHART (CONTINUED)

28-pin PICmicro® MCU Family

40-pin PICmicro® MCU Family







Future Products

							FUTUE	RE MI	CROC	HIP	PROD	UCTS	5					
							PICmicro	8 MICRO	CONTRO	LLER	(MCU) PR	ODUCT	s					
	Pro	gram Hemo	ry	EEPROM		-			Analog		Digital					78	4	
Product	Bytes	OTP/ FLASH Words	ROM Words	Data Memory Bytes	RAM Bytes	I/O Pins	Packages	8-Bit ADC Channels	Comparators	PWN 10-Bit	Timers/WDT	Serial I/O	Max Speed MHz	ICSP™	BOR/ PBOR	PLVD	C CPV EC CP	Other Features
PIC18FXXX F	_	driver by the same	ty Comp	atible with	PIC16C	SXPIC	12CXXXX, 4-12 Intern	upots, 200 ns	Instruction E	wautton		, 25 mA so	rce/sin	k peri/O				
PIC16F87	(FLASH)	4096x14 (FLASH)	-	256	368	18	18P, 188O, 2088	-	2	1	2-8 bit, 1-16 bit, 1-WOT	AUSART	20	1	1	-	- 1	4 MHz Internal Oscillator, Self-Program- ming, ICO
PIC16F88	7168 (FLASH)	4096x14 (FLASH)	-	256	368	16	18P, 1980, 2088	4 (10-bit)	2	.1	2-8 bt, 1-16 bt, 1-WOT	AUSART	20	1	1	-	1	4.MHz internal Oscillator, Self-Program- ming, ICO
PIC16F818	1792 (FLASH)	1024x14 (FIASH)	-	128	128	16	18P, 1880	5 (10-bit)	2	1	1x16-bit, 2x8-bit, 1-WOT	1 ² C/8PI	20	1	1	-	1	4MHz Internal Osellator, Self-Program- ming, ICD
P1C16F819	3584 (FLASH)	2048x14 (FLASH)	-	256	256	16	18P, 1880	5 (10-bit)		1	1x16-bit, 2x8-bit, 1-WDT	IFC/SPI	20	1	30	3	1	4MHz Internal Oscillator, Self-Program- ming, ICD
PIC18FXXX FL 25mA Source	ASH MCLE Sink per VC	: Upwardly , 10-12 MP	Compatil S	ole with PIC	17017.03	PIC18	DOMPIC 16 COMPIC 12	C300X, 77 In:	structions, C-co	mpiler E	Molentinstructio	n Sat, Boftv	ware Star	k Capab	lity Tab	e Read	Write, 9	witchable Oscillator Sources, 4xPLL,
PIC18F2220	4096 (FLASH)	2048x16 (FLASH)	-	256	512	23	28P, 288O	10 (10-bit)	2	2	3-16 bit, 1-8 bit, 1-WoT	ADSART/ MPC/SPI	40	1	VP.	1	2	Salf-Programming, Low Power Modes, SMHz Infamal RC, ICD
PIC18F2320	8192 (FLASH)	4096x16 (FLASH)	57.0	256	512	23	288P, 289O	10 [10-bit)	2	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/ MPC/SPI	40	1	JP.	1	2	Salf-Programming, Low Power Modes, 8MHz Informal RC, ICD
PIC18F2331	8192 (FLASH)	4096x16 (FLASH)	-	128	512	22	288P, 289O	5 (10-bit)	7	2-10 tit 1-3q	1-8 bt, 3-16 bt, 1-WUT	AUSART/ MPC/SPI	40	1	ZP.	4	2	Internal Oscillator, Salf-Programming, 3-ch, 12-bit Motor PWM, 2-ch Quadfa- ture Ehcoder, ICO
PIC18F2431	16384 (FLASH)	8192x16 (FLASH)	-	256	768	22	288P, 289O	5 (10-bit)	=	2-10 bit 1-3q	1-8 bt, 3-16 bt, 1-WDT	AUSART/ MPC/SPI	40	1	ZР	1	2	Internal Oscillator, Salf-Programming, 3-ch, 12-bit Motor PWM, 2-ch Quadfa- ture Bhooder, ICO
PIC18F4220	4096 (FLASH)	2048x16 (FLASH)	-	256	512	34	48P, 44PT	13 (10-bit)	26	2	3-16 bit, 1-8 bit, 1-WOT	AUSART/ MPC/SPI	40	1	VP.	2	1/1:	Self-Programming, PSP, Low Power Modes, 8 MHZ informal RC, ICD
PIC18F4320	8192 (FLASH)	4096x16 (FLASH)	1	256	512	34	40P, 44PT	13 [10-bit)	2	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/ M ² C/SPI	40	1	/P	1	1/1	Salf-Programming, PSP, Low Power Modes, 8 MHZ Internal RC, ICD
PIC18F4331	8192 (FLASH)	4096x16 (FLASH)	-	128	512	34	40P, 44PT	9 (10-bit)	1	2-10 bit 1-4q	1-8 bt, 3-16 bt, 1-WDT	AUSART/ M ² C/SPI	40	7	ZP.	7	2	Internal Oscillator, Saft-Programming, 4-ch, 12-bit Motor PWM, 2-ch Quadra- ture Bricoder, ICO
PIC18F4431	16384 (FLASH)	8192x16 (FLASH)	-	256	768	34	40P, 44PT	9 (10-bit)	=	2-10 bit 1-40	1-8 bt, 3-16 bt, 1-WDT	AUSART/ MI ² C/SPI	40	-	ZР	1	2	Internal Oscillator, Salf-Programming, 4-ch, 12-bit Motor PWM, 2-ch Quadra- ture Encoder, ICO



Development Tools MPLAB-IDE V6.0 MPLAB-ICD II MPLAB C18



PICmicro[®] Microcontroller Development Tools

MPLABâ

Integrated Development Environment

Built-in Editor Source Level
Debugger

Project Manager

Languages

Simulators

Emulators/ Debuggers

Programmers

Other Tools

MPASM™ Assembler

MPLINKTM
Object Linker
MPLIBTM
Object Librarian

C Compilers

- MPLAB® C17
- MPLAB® C18

MPLAB®SIM Simulator MPLAB®ICE
In-Circuit Emulator

• ICE2000

PICSTART® Plus

Development Programmer

Third Party

- Programmers
- Emulators
- Compilers
- Development Boards
- Training Tools

MPLAB®ICD
In-Circuit Debugger

PRO MATE®II

Production Quality Programmer




New MPLAB® V6.00 Native Windows / 32-Bit implementation

- Color Coded Context Sensitive Text Editor
- Relocatable projects with Win/32 long file names
- Automatic C variable sizing in watch windows
- Arrays and Structures views in watch windows
- Modify file registers within watch windows
- Breakpoint settings persistence
- Improved MPLAB-SIM Simulator speed
- Advanced project manager
- Full Speed USB interface for MPLAB-ICD2
- MPLAB-ICE2000 emulator PROMATE-II programmer and PICSTART PLUS programmer support



MPLAB® V6.10 Release New features planned for this fall...


- Multi- language tools capability with Standardized 3rd party
 Compiler Interface (Hi-Tech, IAR, CCS)
- V6.00 supports PIC18C/FXXXX and dsPIC30F devices and MPLAB C18 compilers only
- V6.10 adds support for all PIC12/16C/FXXX and 3rd party compilers like Hi-Tech, IAR and CCS





MPLAB-C18 C Compiler


- ANSI compatible Microchip developed compiler for PIC18FXXX devices
- Compatible with MPASM assembler, MPLINK linker and MPLIB librarian
 - Compatible at object level
 - Supports relocatable objects
 - Effortlessly mix C and Assembly source files
- Full Source Level Debugging using MPLAB V6.0
- Free 30 day copies available on the web www.microchip.com





In Circuit Debugger MPLAB-ICD 2

- Full Speed 12 Mb/s USB PC interface
 - Powered supplied by USB port
- In System Serial Programmer
- In Circuit Real-time (C and Assembly) Source Code Debugger Supporting:
 - Single step through C and Assembly
 - Examine and Modify all internal RAM and Peripheral Registers
 - Program Memory Breakpoint
 - •Full speed code execution with target clock and peripherals





MPLAB ICD 2 Options

- Programmer board enables use as a universal PICmicro programmer
 - Can replace your PICSTART PLUS programmer
- RS-232 interface and power supply for legacy PCs without USB support

DV162049 ICD 2 Universal Programming Module\$39 USDDV164007 ICD 2 Module + RS232 + Power Supply\$188 USD



MPLAB-ICE 2000

In Circuit Emulator

- Unlimited Program
 Breakpoints
- Trigger and Break on Data Memory Read / Write
- (4) Individual Trigger Events
- Programmable System
 Oscillator 32Khz ~ 25 Mhz
- Code Coverage
- Pass Counter
- 32K Trace Buffer traces program and data memory






MPLAB ICE 2000 Connectivity

- Universal pod supports PIC12/16/18
- Processor module supports device family
- Device Adapter supports package type
- Transition Sockets support Surface Mount
- Parallel Port PC interface
- ~\$2,000 for complete system



MPLAB V6.0, MPLAB-ICD-II MICROCHIP PIC18FXXX Hands On Exercises






Hands On Exercises Agenda

- Lab 1 Install MPLAB 6.0, MPLAB-ICD II, MPLAB-C18, Connect Demo board
 - Create Project, Compile, Download Code, Get First Demo Up and Running, MPLAB basics
- Lab 2 Develop and Debug a traffic light
- Lab 3 Develop and Debug A/D sampling ISR
- Lab 4 Run DFT() algorithm on A/D Sampling Buffer results and pass array to display routine for graphing
- Lab 5 Extra credit- Add Automatic Gain Control using SPI controlled Digital POT




Audio Spectrum Analyzer Board










Schematics, Page 1













Schematics, Page 2





Schematics, Page 3





Install MPLAB V6.00, MPLAB-C18, MPLAB-ICD-II

- Step 1: Connect USB cable of MPLAB ICD 2
- Step 2: Connect power supply to Workshop target board
- Step 3: Install MPLAB IDE, ICD 2, C18
 - Run "MPLIDEV6.EXE" (MPLAB/32 IDE)
 - Run "MPICD2.EXE" (MPLAB ICD 2)
 - Re-boot after MPLAB IDE detect ICD 2
 - Run "MCC18V20.EXE" (MPLAB C18)



Install Workshop Files

- Step 4: Install workshop files
 - Run Workshop.bat, installing workshop files in default directory C:/workshop
- Step 5: Create your first Project
 - Verify MPLAB C18 Installation and Paths
 - Create Project, add source files
 - Build Project
 - Download HEX to target, Run
 - LCD display should show a message...




Setting Up MPLAB V6.0

Configure -> Select Device -> PIC18F452




Debugger -> Select
 Tool -> MPLAB-ICD 2




Configuring MPLAB ICD 2

MICROCHIP Settings

Status Tab - Check
 "Automatically connect at startup"



Program Tab - Press "Full Range" button and end address set to 0x7DBF






Verify Compiler Installation

Project -> Set Language Tool Locations

MPLAB-C18 Compiler located in C:\mcc18\bin\mcc18.exe


MPLINK Linker located in C:\mcc18\bin\mplink.exe




Project Creation

MICPOCHIP Ct -> New

Name project lab1 and place in c:\workshop



- Project -> Insert Files
 - Add config.asm, delay.c, lab1.c, lcd.c located in the c:\workshop directory
 - Hold CTL to add files






Add Compiler Path Information

Project -> Settings
 Configure Paths
 Include -> c:\mcc18\h
 Library -> c:\mcc18\lib
 Linker -> c:\mcc18\lkr
 Output -> Blank...


 Expect this to be automated in future release






Add Your Linker Script

Project -> Insert Files -> Select Linker Script
 C:\mcc18\lkr\p18F452i.lkr



 Your Project Should Look Like This...



Build Your Project

WCFPFDect->Build All


- MPLAB-C18 runs on all C files in output window
- MPASM assembler runs on config.asm file
- MPLINK linker links all files together and creates HEX output

```
Build
     MPLAB ICD 2
Deleting intermediary files.
Executing: C:\mcc18\bin\mcc18.exe -p=18F452 lcd.c -fo=1cd.o /ic:\mcc18\h -o- -w2 -Oi- -m'
Executing: C:\mcc18\bin\mcc18.exe -p=18F452 delay.c -fo=delay.o /ic:\mcc18\h -o- -w2 -Oi
Executing: C:\mcc18\bin\mcc18.exe -p=18F452 lab1.c -fo=lab1.o /ic:\mcc18\h -o- -w2 -Oi-
Executing: C:\PROGRA~1\MPLABI~1\MCHIP_~1\mpasmwin.exe /q /p18F452 config.asm /oconfig.o
Executing: C:\mcc18\bin\mplink.exe c:\mcc18\lkr\18f452.lkr lcd.o delay.o lab1.o config.c
MPLINK 3.00, Linker
Copyright (c) 2002 Microchip Technology Inc.
Errors
MP2COD 3.00. COFF to COD File Converter
Copyright (c) 2002 Microchip Technology Inc.
Errors
MP2HEX 3.00, COFF to HEX File Converter
Copyright (c) 2002 Microchip Technology Inc.
Errors
Loaded c:\workshop\lab1.cof
                  MPLAB ICC PIC18F452
                                  pc:0x86
```



Download Code to Target and Run.....

Debugger -> Download to Target




- Debugger -> Run
 - You should see a "Welcome" message on the LCD display


Creating Watch Windows

скоснір Os Debugger -> Halt

View->Watch, add count




 Right Click count and change Watch
 Properties Format to decimal and hit OK





Configuration Bit Settings Window


- Configure -> Configuration Bits
 - Automatically Initialized by config.asm if included in your project





Setting Breakpoints


- TA STERIO Click on lab1.c in Project Window
- Find lcd_putch('D'); select and click this statement with right mouse button to set a breakpoint there





Modifying Watch Values

- Hit Debugger -> Run see debugger halt at lcd_putdec
- "Count = <value>"on the LCD should be the same as count in your watch window
- Place your cursor over the watch value, type a new number and re-run
- See new value on LCD display



Single Stepping

crochip Bebugger->Step Into


MPLAB automatically opens lcd.c and steps into lcd_putch()....

```
C:\workshop\lab1.c
                                                                                _ O X
                                        // Wait 1.5 Seconds
         Delay100Ms(15);
         lcd clear();
                                        // Clear LCD display
         lcd puts("Count = ");
                                        // Write "Count = <count>D" message (decimal
         lcd putdec(count);
         _ | D | X |
         1cd goto (40);
                               void lcd puts(const rom char * s){
         lcd putbin(count
                                   while (*s)
         lcd puts ("B
                                       lcd putch(*s++);
         lcd puthex (count
         lcd putch('H');
         RED LED = 0;
                               /* Write one character to the LCD */
         YELLOW LED = 0;
         GREEN LED = 1;
                             void lcd putch(char c) {
1
                                   LCD RS = 1; // write characters
                                   LCD DATA = (LCD DATA & OxFO) | ((c >> 4) & OxOF);
                                   LCD STROBE;
                                   LCD DATA = (LCD DATA & OxFO) | (c & OxOF);
                                   LCD STROBE;
                                   Delay10Us(6);
```



Tool Bars

 Most common debugger functions are available on the toolbar





Lab 2 Traffic Light

Traffic Light has (4) states:

State

EW_GREEN

EW_YELLOW

NS_GREEN

NS_YELLOW

North / South

RED

RED

GREEN

YELLOW

East / West

GREEN


YELLOW


RED

RED

N/S = North / South

E/W = East / West







Lab 2:Traffic Light Implementation

- Project -> Open -> lab2.mcp
- Edit lab2.c and add the state transition code as follows:

```
switch(state){
   case EW GREEN: Delay100Ms(15); // Wait 1.5 Seconds
              // Place your code for EW GREEN here
              break;
   case EW_YELLOW: Delay100Ms(15); // Wait 1.5 Seconds
              // Place your code for EW_YELLOW here
              break;
   case NS_GREEN: Delay100Ms(15); // Wait 1.5 Seconds
              // Place your code for NS_GREEN here
              break;
   case NS_YELLOW: Delay100Ms(15); // Wait 1.5 Seconds
              // Place your code for NS_YELLOW here
              break;
```




Lab 3: Using Timer 2 for Sampling Interval

- Timer 2 and PR2 are used to create an automatic high priority periodic interrupt
- PICmicro running at 40 Mhz / 100 nS instruction cycle
- Desire 5 Khz sampling rate = 200 uS
- 200 uS / (100 nS instruction cycle = 2000 instruction cycles
- Assign Timer 2 to the high priority vector and enable high priority interrupts



Using PIC18FXXX Peripheral Calculations Spreadsheet





Timer 2 and A/D Initialization and Interrupt Assignment

```
ADCON0 = 0b10000001;// A/D on, Channel 0, CLK/64 clock

ADCON1 = 0b01000010;// Left Justification, CLK/64

// clock, AN0~AN4 analog

T2CON = 0b00001101; // TMR2 On, 4:1 pre, 2:1 post scaller

PR2 = 249; // Select 250 cycle period

PIE1bits.TMR2IE = 1;// Enable Timer 2 interrupts


IPR1 = 0b00000010; // High priority for Timer 2

IPR2 = 0; // Low priority for other peripherals

RCONbits.IPEN = 1; // Enable high / low priority feature

INTCON = 0b110000000;// Enable Low and High priority interrupts
```







Lab 3: Write code for Interrupt Driven Sampling Routine

```
#pragma interrupt sample_adc // High priority interrupt
void sample_adc (void){ // TMR2 overflow every 2,000
                        // cycles, 200 us / 5 Khz @ 40 Mhz
if (PIR1bits.TMR2IF){
   // Start A/D conversion
   // Clear TMR2 interrupt flag
   // Spin lock + wait for A/D conversion to complete
   // Store A/D result into next location in INBUFFER
   // Increment buffer_index and use next buffer location
   // Once you hit the end of the INBUFFER[32]:
      // - Reset the pointer to zero
      // - Set start_dft flag bit to run the DFT
```


Lab 3: Instructions

- Fill in source code for sample_adc() using:
 - INBUFFER[32] stores results
 - buffer_index accesses each element
 - ADCON0bits.GO_DONE starts ADC conversion
 - ADCON0bits.GO_DONE is 1 when ADC is busy
 - ADRESH returns 8-bit ADC value
 - start_dft = 1 when buffer is full, clear buffer_index
- Build/Compile code, program target
- Set breakpoint where you set start_dft
- Run and examine INBUFFER[] for results ->>>




INBUFFER[32] Results

- View Input Sample Buffer in Watch Window:
 - INBUFFER[32] Shows A/D sampling Results
 - Values should be centered around 0x80
 - All 32 locations should be captured and stored






Graphing INBUFFER[] Results Add the following code.....



General DSP Model


- MICROCHIP A Récepts an analog signal
- Converts this analog signal to digital domain
- Performs computations
- Displays results, makes decisions or converts results back into analog signal





Converting Time Domain to Frequency Domain


Convert Time Domain Sampled Data to...



Discrete Fourier

Transform

FrequencyDomain Data





Discrete Fourier Transform

Discrete Fourier Transform Formula:

$$X[F] = \sum_{n=1}^{N=N} X[n] \otimes \sin(2\pi nF/N)^{2} + X[n] \otimes \cos(2\pi nF/N)^{2}$$

N = Number of Samples

F = Frequency Bin Number

F_{hz} = F * (Sampling Frequency / Number of Samples)

Example:

Sampling Frequency = 5 Khz (32) Samples

$$f_{hz} = f * (5,000 / 32) = f * 156.25 Hz$$



DFT Frequency Bin Calculations

Imaginary Magnitude Calculation using Sine table

BINCOUNT = 16 N = 32

IBIN [BINCOUNT] = \sum INBUFFER[N] \otimes FTABLE [mod₃₂(N \otimes BINCOUNT)] BINCOUNT = 1 N = 1

(16) frequency bins * (32) samples = (512) 24-bit MAC operations

Real Magnitude Calculation using Cosine table

BINCOUNT = 16 N = 32

QBIN [BINCOUNT] = \sum INBUFFER[N] \otimes FTABLE [mod₃₂(8 + N \otimes BINCOUNT)] BINCOUNT = 1 N = 1

(16) frequency bins * (32) samples = (512) 24-bit MAC operations





DFT Data Structures

- INBUFFER[32]: 8-bit A/D samples buffer
- FTABLE[32]: 8-bit Signed sine wave
 - Cosine derived by phase shifting FTABLE[32]
 90 degrees or (8) samples.
- IBIN[16]: 24-bit Imaginary result
- QBIN[16]: 24-bit real result
- magnitude[16]: 32-bit scaled l² + Q²



Frequency Table FTABLE[32]






 $F_{\text{sample}} = 5 \text{ Khz} / 200 \text{ uS}$ (32) Samples -> F[1] = 5 Khz / 32 F[1] 156.25 Hz, BINCOUNT = 1


- •32-sample signed Sine and Cosine Wave, F[1]
- Single table can be used by phase shifting sine by 90 degrees or (8) sample points
- Absolute Value of 32-sample
 Sine and Cosine Wave, F[1]
- Increases Resolution by one bit
- Simplifies signed accumulation math in DFT




F[N] Bin Generation




F[3] 468.75 Hz, BINCOUNT = 3



F[4] 625 Hz, BINCOUNT = 4




F[5] 781.25 Hz, BINCOUNT = 5




Lab 4: DFT Implementation

Significant with the second se

- start_dft is set by ISR, indicating INBUFFER[32] is completed
- Call dft();
 - dft() takes INBUFFER[32], convolves this with FTABLE[32] calculating IBIN[16] and QBIN[16]
- magnitude[F] = (unsigned long)(IBIN[F]>>8)² + (unsigned long)(QBIN[F]>>8)²
- Scale magnitude result for 0~16 bar display
- Use Icd_bargraph(magnitude,location) to plot all 16 frequency magnitude bins








DFT Testing


- Build project, program target and run code
- LCD shows a real-time spectrum analyzer bargraph:





Audio Test Frequency Generator

 WinISD Audio Frequency Generator and Speaker Design Tool created by Juha Hartikainen www.linearteam.org




- Sweeping Audio Tones
- Fixed Audio Tones
- Attenuation control
- Audio Speaker Design Tool



- Set breakpoint after lcd_bargraph invocation and View->Watch to look at the following values in watch window:
 - IBIN[16] Real magnitude
 - QBIN[16] Imaginary magnitude
 - magnitude[16] Total magnitude
 - max_result Maximum magnitude value
 - INBUFFER[32] Input buffer samples
 - FTABLE[32] Sine / Cosine waveforms used in DFT convolution.
- Select Decimal display format by right clicking on each variable -> Properties, Format = Decimal

Lab 5: Automatic Gain Control

- Pigital POT selects microphone gain
- Gain stored in pot_value. Default = 0xF2
- Use WritePOT(pot_value) to change microphone gain
- Scan INBUFFER[32] for clipped values
 - Centered around 128
 - Clip when < 64 or > 192
- Increase pot_value gain by one until clipping
- Decrease pot_value gain by the number of clipping events





Congratulations, PIC18FXXX Expert.....

- You now have the experience needed to design and complete an embedded systems application using the PIC18FXXX
- We hope you enjoyed this session!
- Please fill out the feedback forms
- Thanks for joining us!





Appendix A:

Improving Code Size With the MPLAB C18 Compiler




Our Goal: To understand how to reduce C application code size on PIC18 MCUs through intelligent use of MPLAB C18 and careful structuring of C code.



Use the latest version of MPLAB C18



Code Size Comparison Default Options






Carefully select command-line options



Code Size Comparison Choosing Command-Line Options





Command-Line Options LFSR Use

- MPLAB-C18's -lfsr switch enables use of the LFSR instruction
- Currently, MPLAB-C18 assumes that LFSR shouldn't be used without the -lfsr switch given
- The switch should always be used when it is known that the LFSR errata doesn't exist on the targeted part



Command-Line Options Optimizations

- All of MPLAB-C18's optimizations currently target code size
- Optimizations should be enabled for smallest code size
- NOTE: Optimizations may interfere with MPLAB debugging



Command-Line Options Memory Model

MPLAB-C18 has two memory models:

-ms: small memory model (pointers to program memory are 16-bits wide)

-m1: large memory model (pointers to program memory are 24-bits wide)

Use -ms whenever possible



Select appropriate storage class for data



Command-Line Options Data Storage Class

- Default storage class for parameters and local variables is auto
 - Parameters are passed on the software stack
 - Locals are located on the software stack



Using auto Variables

Example - calculate the expression (a + b):

movlw offset(a)

movff PLUSW2, tmp

movlw offset(b)

movf PLUSW2

addwf tmp

6 program words (not counting prolog/epilog)



Command-Line Options Data Storage Class

- C also provides for static local variables
- MPLAB-C18 extends C with static parameters (available in v1.10 and later)
- For example:

```
char add( static char a, static char b )
{
   static char result;
   result = a + b;
   return result;
}
```



Using static Variables

Example - calculate the expression (a + b):

movlb b*

movf b

addwf a

*likely target for optimization

3 program words (no prolog/epilog required)



Gotcha #1 - Reentrant code

Variables may overwrite themselves

- Recursion (function calls itself)
- Function called (directly or indirectly) from main() and an ISR.



- Gotcha #2 Function pointers
 Address of parameters not known at compile time
- Function pointers may not be used with functions containing static parameters



Gotcha #3 - Matching declarations

All declarations must use explicit storage class if not all files are compiled with the same default

• Example:

char add(char a, char b);

Will only work if the default storage class is identical in both the declaring and defining files.



- What if one of the "static Gotchas" applies to your code?
 - Best case: use -o1 on all files and explicit auto storage class as needed.
 - Intermediate case: Use -o1 on as many files as possible and explicit storage classes as needed.
 - Worst case: Don't use -o1, but use explicit static storage class as much as possible.



Command-Line Options Data Storage Class

- MPLAB-C18 v2.0 and later extends C with the overlay storage class for local variables
 - Behaves identically to the static storage class, except:
 - RAM locations are overlaid by the linker when possible based on a call tree analysis
 - Default storage class can be set to overlay using the -sco option



Choose smallest data type possible



MPLAB-C18 Data Types

	_	
	- y /	\smile
_		

unsigned char

signed char

unsigned int

signed int

unsigned short long

signed short long

unsigned long

signed long

Min Value

0

-128

0

-32,768

0

-8,388,608

0

-2,147,483,648

Max Value

255

127

65,535

32,767

16,777,215

8,388,607

4,294,967,295

2,147,483,647



Using Appropriate Data Types

$$c = a + b$$

char:

MOVLB	b	
MOVF	b,0,1	
ADDWF	a,0,1	
MOVWF	c,1	

(4 words)

int:

```
MOVLB a
MOVF b,0,1
ADDWF a,0,1
MOVWF c,1
MOVF high(b),0,1
ADDWFC high(a),0,1
MOVWF high(c),1

(7 words)
```



Use access RAM for your variables



Variable Allocation Using Access RAM

- MPLAB-C18 allows for efficient use of unbanked RAM with the near type specifier
- RAM variables will default to near by using the -oa option
- Compiler won't emit movlb instructions for accessing these variables



Variable Allocation Using Access RAM

 Use the near specifier for the most frequently accessed variables

 Gotcha: as with static and overlay, prototypes must match definitions



Keep definitions in same file with references



Variable Allocation

Defining Variables

 MPLAB-C18 can be more aggressive optimizing variables in the files where they are defined.

Source code:

```
char a, b, c;
void foo( void )
{
    c = a + b;
}
```

Machine code:

```
MOVLB b
MOVF b,0,1
ADDWF a,0,1
MOVWF c,1

(4 words)
```



Variable Allocation Defining Variables

 MPLAB-C18 must be more conservative with externally-defined variables

Source code:

```
extern char a, b, c;

void foo( void )
{
    c = a + b;
}
```

Machine code:

```
MOVLB b,0,1
MOVLB a
ADDWF a,0,1
MOVLB c
MOVWF c,1

(6 words)
```



Use #pragma varlocate



Using #pragma varlocate

 Use #pragma variocate to tell the compiler what bank a variable is located in

Source code:

```
extern char a, b, c;

void foo( void )
{
    c = a + b;
}
```

Machine code:

```
MOVLB b,0,1
MOVLB a
ADDWF a,0,1
MOVLB c
MOVWF c,1

(6 words)
```



Using #pragma varlocate

Improves MPLAB-C18 banking optimizer

Source code:

```
#pragma varlocate 3 a, b, c
extern char a, b, c;
void foo( void )
{
   c = a + b;
}
```

Machine code:

```
MOVLB b
MOVF b,0,1
ADDWF a,0,1
MOVWF c,1

(4 words)
```



Using #pragma varlocate

Gotcha: has no impact on how variables are actually allocated



Suggestion #8

Replace Common Expressions With Variables



Common Sub-Expression Elimination

Applies to all types of expressions

Source code:

```
MY_STRUCT s[10];
for(i=0; i<10; i++)
{
    s[i].a = i;
    s[i].b = 34;
}</pre>
```

Code size:

```
10 words to calculate s[i]
2 words to assign i
10 words to calculate s[i]
3 words to assign 34
= 25 words total
```



Common Sub-Expression Elimination (Contd.)

Source code:

```
MY_STRUCT s[10];
MY_STRUCT *p = &(s[0]);

for(i=0; i<10; i++)
{
   p->a = i;
   p->b = 34;
   p++;
}
```

Code size:

```
0 words to calculate s[i]
6 words to assign i
7 words to assign 34
4 words to increment p
= 17 words total
```



Suggestion #9

Don't Use a Variable When a Constant Will Do



Constant Evaluations

 Pre-calculate all values that can be determined at compile-time.

Original source:

Transformed source:

$$c = 121;$$



Appendix B:

PIC18FXXXX Instruction Set and PIC16/17 Migration



PIC18 Architecture ALU: Status Register

STATUS Register Format

bit 7							bit 0
-	-	-	N	OV	Z	DC	С


Bit definitions

N	N egative/Positive	ALU result is negative		
OV	OV erflow	2's Complement Overflow		
		occurred		
Z	Z ero	Result is zero		
DC	Digit Carry / !Borrow	Carry/borrow from lower nibble		
С	Carry / !Borrow	Carry/borrow from upper nibble		



PIC18 Architecture Data Memory


- Up to 16 banks of 256 bytes of SRAM
 - Unused banks read '00h'
- Bank selected by BSR<3:0>
- Linear access
- SFR are located in Bank 14 and/or 15





PIC18 Architecture Accessing Data Memory


- Select a bank
 - BSR<3:0> contains bank
- Instruction with 8-bit address as operand
 - "BANKED" bit
- MPASM assembler tip
 - 12-bit Register address
 - Use BANKSEL directive
 - Let MPASM assembler set "BANKED" bit





PIC18 Architecture Accessing Data Memory


Instruction Format Example:





PIC18 Architecture Access Bank

- 256 bytes of nonbanked memory
- Fast access to frequently used registers (SFRs and GPRs)
- Size of Access Bank depends on device
 - e.g. PIC18FXX2: 128/128; PIC18FXX8: 96/160




* Note: Check your device datasheet



PIC18 Architecture Accessing Access Bank


- Instruction with 8-bit address as operand
 - Special "ACCESS" bit
- MPASM assembler tip
 - 12-bit Register address
 - Let MPASM assembler set "ACCESS" bit





PIC18 Architecture Accessing Access Bank

Instruction Format Example:





PIC18 Architecture Program Memory Storage Scheme

Little-Endian Format

Instruction	Opcode	Memory	Address
			00007h
MOVLW 55h	0E55h	55h	00008h
		0Eh	00009h
GOTO 06h	EF03h, F000h	03h	0000Ah
		EFh	0000Bh
		00h	0000Ch
		F0h	0000Dh



PIC18 Instructions Instruction Features

- Upward compatible with PIC16, PIC17,
 16-bit Instruction width
- Instruction fetches are 16-bit wide
 - Fetch and Execution is overlapped
- Single Cycle 8 x 8 Multiply
- Generates compact code
- Most Instructions are Orthogonal



PIC18 Instructions Instruction Features (Continued)

- Most Instructions are Single Word
 - 71 Single Word; 4 Double Word
- Most Instructions are Single Cycle
 - 17 are Double Cycle
 - 18 conditional branch/skips are 1, 2 (or 3)
- Register to Register transfer instruction
- Powerful bit manipulation
 - Available for entire data memory region



PIC18 Instruction Byte-Oriented Operations

Byte-Oriented Operations

ADDWF f [,d [,a]] **ADDWFC** f [,d [,a]] **ANDWF** f [,d [,a]] CLRF f [,a] COME f [,d [,a]] **CPFSEQ** f [,a] **CPFSGT** f [,a] **CPFSLT** f [,a] **DECF** f [,d [,a]] **DECFSZ** f [,d [,a]] **DCFSNZ** f [,d [,a]] **INCF** f [,d [,a]] **INCFSZ** f [,d [,a]] **INFSNZ** f [,d [,a]] f [,d [,a]] **IORWF** f [,d [,a]] MOVE MOVFF fs, fd

MOVWF

16-bit Instruction for Byte Oriented Operations

OP CODE

dafffffffff

d = Destination Bit
'w' for WREG (0)
'F' for f (1 - Default)

a = Access Bit
'ACCESS' (0)
'BANKED' (1 - Default)

f = 8-bit Register Address

Example:

ADDWF f [,d [,a]]
ADDWF Count

MOVFF fs, fd
MOVFF Source, Dest

f [,a]



PIC18 Instructions Byte-Oriented Operations (Continued)

Byte-Oriented Operations

MULWF f [,a] NEGF f [,a] RLCF f [,d [,a]] RLNCF f [,d [,a]] RRCF f [,d [,a]] f [,d [,a]] RRNCF SETF f [,a] SUBFWB f [,d [,a]] SUBWF f [,d [,a]] f [,d [,a]] SUBWFB SWAPF f [,d [,a]] **TSTFSZ** f [,a] XORWF f [,d [,a]]

16-bit Instruction for Byte Oriented Operations

OP CODE

d a f f f f f f f

d = Destination Bit
'w' for WREG (0)
'F' for f (1 - Default)

a = Access Bit 'ACCESS' (0) 'BANKED' (1 - Default)

f = 8-bit Register Address

Example:

SUBWF f [,d [,a]]
SUBWF Value, W



PIC18 Instructions Byte-Oriented Operations - Example

Perform Multi-byte (4 byte) increment: "Count32++"

```
movlw 01h
```

```
addwf Count32, F; Inc LSB by \1'
```

```
clrf WREG ; Pass the carry
```

```
addwfc Count32+1, F; to LOW MSB
```

© 2002 Microchip Technology Incorporated. All Rights Reserved.



PIC18 Instructions Bit-Oriented Operations

Bit-Oriented Operations

BCF f, b [,a]
BSF f, b [,a]
BTG f, b [,a]
BTFSC f, b [,a]
BTFSS f, b [,a]

16-bit Instruction for Bit Oriented Operations

OP CODE b b a f f f f f f f

b = 3-Bit Address
(Bit Number)

a = Access Bit
'ACCESS' (0)
'BANKED' (1 - Default)

f = 8-bit Register Address

Example:

BTFSC f, b [,a]
BTFSC STATUS, C



Control Operations

BC n BN **BNC** n BNN **BNOV** n RN7 **BOV** n BRA n **R7** n CALL n [,s] GOTO RCALL RETFIE [s] **RETURN** [S]

PIC18 Instructions Control Operations

16-bit Instruction for CALL and GOTO

OP CODE s n n n n n n n n

OP CODE n n n n n n n n n n n

s = 1-bit fast Save/Restore
'FAST' (1), (Default - 0)

k = 20-bit Immediate Value

16-bit Instruction for RCALL and BRA

OP CODE n n n n n n n n n n

k = 11-bit Immediate Value



Control Operations

BC n BN **BNC BNN BNOV** RN7 **BOV** BRA **R7** n CALL n [,s] **GOTO** RCALL RETFIE [s] RETURN [s]

PIC18 Instructions Control Operations (Continued)

- (Un)Conditional branches spans -128 through +127 Instructions
- CALL and GOTO contain full
 21-bit address
 - Provides Linear access to 2MB
- RCALL spans -1024 through 1023 Instructions



PIC18 Instructions Control Operations (Continued)

Control Operations

CLRWDT

DAW

NOP

POP

PUSH

RESET

SLEEP

16-bit Instruction for CLRWDT

OP CODE

16-bit Instruction for DAW

OP CODE

PUSH and **POP** operate on Hardware Stack only

DAW operates on WREG only



PIC18 Instructions Control Operations - Example #1

Utilize "Save Context"

Handling Interrupt

org 00008h

bra HighISR

• • •

HighISR:

• • •

retfie FAST

• • •



PIC18 Instructions Control Operations - Example #2

Wait for an input trigger on PORTB RB6 pin

• • •

btfsc PORTB, RB6

; Is RB6 low?

bra \$-2

; No. Wait...

• • •

; Yes.



Literal Operations

ADDLW k
ANDLW k
IORLW k
LFSR f, k
MOVLB k
MOVLW k
MULLW k
RETLW k
SUBLW k
XORLW k

Example:

MOVLW k

MOVLW 5Ah

PIC18 Instructions Literal Operations

16-bit Instruction for LFSR

OP CODE ffkkkkkkkkk

f = 2-bit FSR Selector
FSR0, FSR1 or FSR2

k = 8-bit Immediate Value

16-bit Instruction for Other Literal Operations

OP CODE

k k k k k k k

k = 8-bit Immediate Value

LFSR f, k

LFSR FSR0, 400h



PIC18 Instructions Literal Operations - Example

Immediate Operation

Indirect Operation

movlw 55h
movwf PORTB

. . .

lfsr fsr0, 400h
movwf INDF0 ; *fsr0
movwf POSTINC0 ; *fsr0++
movwf POSTDEC0 ; *fsr0-movwf PREINC0 ; *++fsr0
movwf PLUSW0 ; fsr0[WREG]



PIC18 Instructions Data ← Program Operations

Control Operations

TBLRD*

TBLRD*+

TBLRD*-

TBLRD+*

TBLWT*

TBLWT*+

TBLWT*-

TBLWT+*

16-bit Instruction for TBLRD*/TBLWT*

OP CODE

TBLRD and **TBLWT** operate on TABLAT only

Example: TBLRD*
TBLRD*+

MICROCHIP MASTER'S Pood a look

PIC18 Instructions Data ← Program Operations - Example

Read a lookup table entry:

movlw upper(LookUpTable) ; Load look-up

movwf TBLPTRU ; table

movlw high(LookupTable) ; address

movwf TBLPTRH

movlw low(LookupTable)

movwf TBLPTRL

tblrd*+ ; Read it.



PIC16C/FXXX to PIC18FXXXX Source Code Conversion Tips



PIC16F/CXXX to PIC18FXXXX Assembly Compatibility

- C source code on most PIC16C/FXXX platforms will directly port to PIC18FXXXX
- Compatible Assembly code source except:
 - Absolute constants used for program memory
 - Computed GOTO (addwf PCL,F)
 - RAM requirements above 256 bytes are selected by BSR not RP0 and RP1 bits
 - FSR is 12 bits wide, also includes auto increment
- Double check immediate constants when initializing peripherals



Code Conversion Tip

- Data Memory Accessbsf STATUS,RP0bcf STATUS,RP0
- These instructions can be ignored because bits 7,6,5 in STATUS register are unused
- For devices with less than 256 bytes of RAM, it is not necessary to be concerned with RAM locations. Why is this the case?
- Most memory accesses can be done in Access Bank
- Assembler will automatically select "a" bit when applicable
 - Address locations now use 12-bit values.
 - Set the BSR if you need to.



Code Conversion Tip

- PCLATU, PCLATH
 - CALL, GOTO instructions write directly to the program counter.
 - Operations to the PC latches before a CALL or GOTO will be ignored.
- Program addresses are now BYTE addresses
 - If labels are used, then any moves to PCLATH are still OK
 - If absolute values are used, then they must be modified
 - Example Goto \$+1 ; PIC16CXXX
 - Goto \$+2 ; PIC18FXXX



Conditional GOTO, Tables

Code movlw HIGH Table ;(Table must be a label)

movwf PCLATH

movlw offset

call Table

.

Table addwf PCL

retlw 'A'

retlw 'B'

.

What's wrong with this code?



Conditional GOTO, Tables

Code movlw HIGH Table **PCLATH** movwf STATUS,C bcf ; So, multiply offset by 2

rIncf offset,W

Table call

PCL Table addwf 'A' retlw

> 'B' retlw

; On PIC18, this is a BYTE address



 Be particularly careful about loading registers movlw B'00100110' movwf register

- Most registers are compatible, but there are differences
- Use of symbolic bit names is safest



16-bit Instruction for CALL and GOTO

OP CODE s n n n n n n n n

s = 1-bit fast Save/Restore
'FAST' (1), (Default - 0)

k = 20-bit Immediate Value

16-bit Instruction for RCALL and BRA

OP CODE n n n n n n n n n n

k = 11-bit Immediate Value



Appendix C:

PIC18FXXXX Flash Programming Tips



PIC18F FLASH Program Memory Reads and Writes

- READs performed on bytes
- Can READ entire user Program Memory of up to 2M plus:
 - User ID locations 200000h-200007h
 - CONFIG registers 300000h-30000Dh
 - Device ID registers 3FFFFEh,3FFFFFh
- To READ Program Memory:
 - Load TBLPTRU,TBLPTRH,TBLPTRL
 - Execute one of the TBLRDs
 - TBLRD*, TBLRD*+, TBLRD+*, TBLRD*-
 - result in TABLAT



0h

- **18F Addressable Memory** is divided into:
 - **USER MEMORY:**
 - Up to 128 Kbytes internal
 - Up to 2 Mbytes external
 - **USER IDs:**
 - 8 modifiable bytes
 - **CONFIGs:**
 - Device settings, code protects, etc
 - **DEVICE IDs:**
 - Part and rev. signature

USER MEMORY

01FFFFh

200000h

200007h

300000h

30000Dh

3FFFFEh

3FFFFFh



User IDs



CONFIGS



Device IDs



PIC18F FLASH

Program Memory Reads and Writes

- ERASING User memory (USER MODE):
 - Performed on 64 bytes (32 words)
 - Load TBLPTRU,TBLPTRH,TBLPTRL
 - TBLPTR 6 LSBs are don't cares
 - Configure EECON1
 - Disable interrupts
 - Perform programming sequence
 - Start ERASE
 - Internally timed, NO CODE EXECUTION
 - Re-enable interrupts

Table Pointer





PIC18F FLASH


Program Memory Reads and Writes

WRITEs to User memory (USER MODE):


- Performed on 8 bytes (4 words)
- Load TBLPTRU,TBLPTRH,TBLPTRL
- Load 8 bytes into write buffers by 8 table write instructions
 - TBLWT*,TBLWT*+,TBLWT*-,TBLWT+*
- Configure EECON1
- Disable interrupts
- Perform programming sequence
- Start WRITE
 - Internally timed, NO CODE EXECUTION
- Re-enable interrupts



- 18F Internal User Memory is separated by:
 - PANELS:
 - Define internal cell grouping boundaries
 - Always 8 Kbytes (4 Kwords)
 - BLOCKS:
 - Define Code Protect boundaries
 - Minimum 512 bytes
 - Could be 16 Kbytes (18F8720)










- 18F Holding Registers:
 - USER 8 bytes for entire code memory (single-panel programming)
 - ICSP programming 8 bytes for each panel (multi-panel use)
 - Loaded by TBLWT* instruction.
 - TBLWT* instruction moves contents of TABLAT to a holding register. The last three bits of TBLPTR determine which holding register. TBLPTR<20:3> are don't cares.






- 18F Holding Registers (cont):
 - Writes to Program Memory (details later)
 - TBLPTR <20:3> determines which 8 bytes of internal user memory Holding Registers will write to
 - In example, TBLPTR could be in range of 2010h 2017h, and the holding registers will write same 8 bytes.

TBLPTR= 2010h thru 2017h

Holding Registers





PIC18F EECON1

EECON1 REGISTER

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS		FREE	WRERR	WREN	WR	RD
bit7	6	5	4	3	2	1	bit0

- bit 7: **EEPGD:** FLASH Program or Data EEPROM Memory Select Bit
 - 1 = Access Program Flash memory
 - 0 = Access Data EEPROM memory
- bit 6: CFGS: FLASH Program/Data EE or Configuration Select bit
 - 1 = Access Configuration registers
 - 0 = Access Program Flash or Data EEPROM memory
- bit 5: **Unimplemented:** Read as '0'
- bit 4: FREE: FLASH Row Erase Enable bit
 - 1 = Erase the program memory row addressed by TBLPTR on
 - next WR command (cleared on erase completion)
 - 0 = Perform write only



PIC18F EECON1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	-	FREE	WRERR	WREN	WR	RD
bit7	6	5	4	3	2	1	bit0
bit 3:	WRERR: FLASH and EEPROM Error Flag Bit						
	1 = A write operation is prematurely terminated (RESET)						
	0 = The write operation completed						
	Note: When WRERR occurs, EEPGD and CFGS are not cleared.						
bit 2:	WREN: FLASH and EEPROM Write Enable Bit						
	1 = Allows write cycles0 = Inhibits erases or writes to FLASH and EEPROM						
bit 1:	WR: Write Control Bit						
	1 = Initiates FLASH erase or write or EEPROM erase/write						
	0 = The v	write or e	rase oper	ation is co	mplete		
bit 0:	RD: Rea	d Control	Bit				
	1 = Initiates an EEPROM read 0 = Does not initiate an EEPROM read						



PIC18F REQUIRED SEQUENCE

- WRITE and ERASE of internal user memory require six instructions as shown below:
 - Makes accidental writes and erases highly improbable.
 - First instruction following the WR bit set must be NOP. This
 instruction was pre-fetched and must be discarded.

movlw	55h
movwf	EECON2
movlw	AAh
movwf	EECON2
bsf	EECON1,WR
nop	



PIC18F READ

- READs performed on bytes
- Can READ entire user Program Memory of up to 2M plus:
 - User ID locations 200000h-200007h
 - CONFIG registers 300000h-30000Dh
 - Device ID registers 3FFFFEh,3FFFFFh
- To READ Program Memory:
 - Load TBLPTRU,TBLPTRH,TBLPTRL
 - Execute one of the TBLRDs
 - TBLRD*, TBLRD*+, TBLRD+*, TBLRD*-
 - result in TABLAT next instruction cycle



PIC18F READ

READ Code example:

```
; Load Table Pointer
   movlw
            UPPER(TBL_ADDR)
   movwf
            TBLPTRU
   movlw
            HIGH(TBL ADDR)
   movwf
            TBLPTRH
   movlw
           LOW(TBL ADDR)
   mowvf
            TBLPTRL
   tblrd*
   movff
            TABLAT, INDFO
```



PIC18F ERASE

- ERASING User memory:
 - Performed on 64 bytes (32 words)
 - Load TBLPTRU,TBLPTRH,TBLPTRL
 - Configure EECON1
 - Disable interrupts
 - Perform programming sequence
 - Start erase (Set WR bit)
 - Internally timed 2 mS (typical)
 - PROCESSOR 'HALTS', NO CODE EXECUTION
 - TBLPTR 6 LSBs are don't cares



Re-enable interrupts



PIC18F ERASE

ERASE User Memory Code Example:

```
; Load Table Pointer
   bsf
                EECON1, EEPGD
                EECON1, CFGS
   bcf
   bsf
                EECON1, WREN
   bsf
                EECON1, FREE
   bcf
                INTCON, GIE
   movlw
                55h
   movwf
                EECON2
   movlw
                AAh
   movwf
                EECON2
   bsf
                EECON1, WR
   nop
   bsf
                INTCON, GIE
   bcf
                EECON1, WREN
```



PIC18F WRITE

WRITEs to User memory:

- Performed on 8 bytes (4 words)
- Load TBLPTRU,TBLPTRH,TBLPTRL
- Load 8 bytes into write buffers by 8 table write instructions
 - TBLWT*,TBLWT*+,TBLWT*-,TBLWT+*
- Configure EECON1
- Disable interrupts
- Perform programming sequence



PIC18F WRITE

- WRITEs to User memory (cont):
 - Start write (set WR bit)
 - Internally timed 2 mS
 - PROCESSOR 'HALTS', NO CODE EXECUTION
 - TBLPTR 3 LSBs are don't cares



Re-enable interrupts



PIC18F WRITE


```
GIVEN:
 FSR0 -> points to first of 8 bytes of a buffer
             that will be written
 TBLPTR -> points to first byte of 8 byte block in
             internal user memory
: COUNTER =
; WRITEIT = Correct programming macro
WRITE TO HREGS
                                ; load Holding Regs
      movff POSTINCO, TABLAT
      TBLWT*+
      decfsz COUNTER
      bra WRITE TO HREGS
                                 ; Write Holding Regs
      WRITEIT
                                   to user memory
```

 After the last TBLWT*+, TBLPTR would be pointing to the next 8 bytes block!



Appendix D:

PIC18FXXXX Peripheral Configuration Spreadsheet




Spreadsheet Basics PIC18Fxxx Peripheral Configuration.xls

- Spreadsheet based on Microsoft Excel
- Calculates period, baud rate, operating frequency for the following peripherals:
 - TMR0,TMR1,TMR2 and TMR3 period
 - PWM / CCP0 through PWM / CCP4 frequency
 - A/D conversion period
 - UART Baud Rate
- Contains reference map for Special Function Registers, Pinouts and Instruction Set



PWM Configuration Example



618 ICD